

AN1186

LSF0204 Application Note

David Hsu and Kevin Lo, SLL, Diodes Incorporated

1. Introduction

The LSF0204 is a dual bidirectional I2C bus, SMBus, GPIO and I3C bus voltage-level translator with an enable (EN) input, and is normally operational from 0.8V to 4.5V (V_{REF_A}) and 1.8V to 5.5V (V_{REF_B}). There can be bidirectional voltage translation between 0.8V and 4.5V and between 1.8V and 5.5V without a direction pin. It supports standard mode, fast mode and fast mode plus, and is I2C bus and SMBus compatible with support over 100MHz operation signal. For detail of the I3C application see Chapter 8; I3C bus usage has some limitations on LSF0204. It has the lowest 3.5Ω on-state connection between input and output ports, which gives less signal distortion and there is 5V tolerance on I/O ports. When IC power is off, the I/O port will be powered off with high impedance for the I2C application. It also has lock-free operation for isolation when the chip is disabled. The ESD protection of LSF0204 exceeds 2kV HBM. The thermal pad of the VQFN package on LSF0204 should be connected to ground or NC. This thermal pad is used for a heatsink, but the heat should not be affected. Since the supply current of LSF0204 is only several μA , it does not generate much heat, and it is not equal to GND inside the chip. Finally, note that pin 1 is the only GND of LSF0204.

2. Block Diagram




Figure 1. IC block diagram of LSF0204

V_{REF_A} should be less than V_{REF_B} 's supply voltage. There are four NMOS switches inside the LSF0204. The top NMOS is used to generate the voltage level for V_g clamping. The EN pin has a switching function, which controls V_g of the ON/Off stat of the four channels and the EN pin should be connected to V_{ref_A} directly or the control A side logic level. In addition, a $0.1\mu F$ capacitor is recommended to be placed between the EN pin and GND as shown in Figure 1 & 2.

For example, with 1.8V and 3.3V bidirectional level shift, when there is a high level on the A1 or B1 pin, A1 will be pulled up to 1.8V by V_{REF_A} and B1 will be pulled up to 3.3V by the V_{REF_B} since the NMOS switches are in the off-state, so the 3.3V level cannot pass through the switch. When there is a low level on the A1 or B1 pin, this low level can always pass through the switch because the NMOS switches are in the on-state.

3. Typical Application Circuit

For the bidirectional transfer shown in Figure 2, the EN input must be connected to V_{REF_A} or EN control from A-side voltage devices. Additionally, a bypass capacitor on V_{REF_B} is recommended. The I2C bus master SCL1/SDA1 pins can be totem pole or open drain (pull-up resistors may be required) and the I2C bus device SCL2/SDA2 pins can be totem pole or open drain (pull-up resistors are required to pull the A2 and B2 pins to V_{DPU}). However, if either the I2C bus master or device are totem-pole structure, data must be unidirectional or the outputs must be tri-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both I2C bus master/device are open-drain structure, then no direction control is needed.




Figure 2. Typical application circuit of LSF0204

4. Driving V_{IL} and V_{OL} Applications

If the drivers on both sides of LSF0204 are open-drain outputs as shown in Figure 3, a pull-up resistor is always required at the B side, and the resistor must be sized so as not to overload the output driver. A pull-up resistor is required if $V_{REF_B} - V_{REF_A} < 1V$, for example 1.2V-1.8V. Of course, in $V_{REF_B} - 1V \geq V_{REF_A}$ condition, a pull-up resistor in the A side is not necessary. It is like a constant current of the MOS circuit as in Figure 4, when MCU SW off = high impedance, $V_{out} \approx V_{DD}$. But it is still suggested to use a pull-up resistor at V_{REF_A} , which has a higher rising ability than the MOS constant current circuit.

It is important to note that, if both V_{REF_A} and V_{REF_B} sides have pull-up resistors, the sink current of the drive is contributed by the pull-ups at both sides; refer to Figure 3, $I_{sink} = I_A + I_B$, and the low output voltage $V_{OLB} = I_{Pass} * R_{ON} + V_{OLA}$.




Figure 3. Equivalent circuit of LSF0204




Figure 4. LSF0204 constant current application

5. Sizing the Pull-Up Resistor

Sizing the pull-up resistor on an open-drain bus is specific to the individual application and is dependent on the following driver (e.g., I²C master or device) characteristics such as the driver sink current, the V_{OL} of the driver, the V_{OL} of the LSF0204, the V_{IL} of the driver and the operation frequency in LSF0204 with the application system.

The following tables can be used to estimate the pull-up resistor values in different application systems so that the minimum resistance for the pull-up resistor can be found. Table 1 to Table 3 contain suggested minimum values of pull-up resistors for the LSF0204, with typical voltage translation levels and drive currents. The calculated values assume that both drive currents are the same.

V_{OL} = V_{IL} = 0.1 * V_{REF} and accounts for a 5% V_{REF} tolerance of the supplies, and 1% resistor values. **It should be noted that the resistor chosen in the final application should be equal to or larger than the values shown in the tables to ensure that the pass voltage is less than 10% of the V_{REF} voltage, and the external driver should be able to sink the total current from both pull-up resistors.**

Table 1. Pull-up resistor minimum values, 3mA driver sink current for LSF0204

A side	B side				
	1.5V	1.8V	2.5V	3.3V	5.0V
0.9V	R _{PU(A)} = 859Ω R _{PU(B)} = 859Ω	R _{PU(A)} = 970Ω R _{PU(B)} = 970Ω	R _{PU(A)} = none R _{PU(B)} = 896Ω Or both 1.23kΩ	R _{PU(A)} = none R _{PU(B)} = 1.19kΩ Or both 1.53kΩ	R _{PU(A)} = none R _{PU(B)} = 1.82kΩ Or both 2.16kΩ
1.2V		R _{PU(A)} = 1.07kΩ R _{PU(B)} = 1.07kΩ	R _{PU(A)} = none R _{PU(B)} = 886Ω Or both 1.33kΩ	R _{PU(A)} = none R _{PU(B)} = 1.18kΩ Or both 1.63kΩ	R _{PU(A)} = none R _{PU(B)} = 1.81kΩ Or both 2.26kΩ
1.5V			R _{PU(A)} = none R _{PU(B)} = 875Ω Or both 1.43kΩ	R _{PU(A)} = none R _{PU(B)} = 1.17kΩ Or both 1.73kΩ	R _{PU(A)} = none R _{PU(B)} = 1.8kΩ Or both 2.36kΩ
1.8V			R _{PU(A)} = 1.53kΩ R _{PU(B)} = 1.53kΩ	R _{PU(A)} = none R _{PU(B)} = 1.16kΩ Or both 1.82kΩ	R _{PU(A)} = none R _{PU(B)} = 1.79kΩ Or both 2.46kΩ
2.5V				R _{PU(A)} = 2.06kΩ R _{PU(B)} = 2.06kΩ	R _{PU(A)} = none R _{PU(B)} = 1.77kΩ Or both 2.69kΩ
3.3V					R _{PU(A)} = none R _{PU(B)} = 1.74kΩ Or both 2.96kΩ

Table 2. Pull-up resistor minimum values, 10mA driver sink current for LSF0204

A side	B side				
	1.5V	1.8V	2.5V	3.3V	5.0V
0.9V	R _{PU(A)} = 255Ω R _{PU(B)} = 255Ω	R _{PU(A)} = 287Ω R _{PU(B)} = 287Ω	R _{PU(A)} = none R _{PU(B)} = 267Ω or both 363Ω	R _{PU(A)} = none R _{PU(B)} = 357Ω or both 449Ω	R _{PU(A)} = none R _{PU(B)} = 549Ω or both 648Ω
1.2V		R _{PU(A)} = 309Ω R _{PU(B)} = 309Ω	R _{PU(A)} = none R _{PU(B)} = 267Ω or both 395Ω	R _{PU(A)} = none R _{PU(B)} = 357Ω or both 481Ω	R _{PU(A)} = none R _{PU(B)} = 549Ω or both 681Ω
1.5V			R _{PU(A)} = none R _{PU(B)} = 261Ω or both 427Ω	R _{PU(A)} = none R _{PU(B)} = 348Ω or both 506Ω	R _{PU(A)} = none R _{PU(B)} = 536Ω or both 697Ω
1.8V			R _{PU(A)} = 442Ω R _{PU(B)} = 442Ω	R _{PU(A)} = none R _{PU(B)} = 348Ω or both 538Ω	R _{PU(A)} = none R _{PU(B)} = 536Ω or both 729Ω
2.5V				R _{PU(A)} = 590Ω R _{PU(B)} = 590Ω	R _{PU(A)} = none R _{PU(B)} = 521Ω or both 782Ω
3.3V					R _{PU(A)} = none R _{PU(B)} = 521Ω or both 865Ω

Table 3. Pull-up resistor minimum values, 15mA driver sink current for LSF0204

A side	B side				
	1.5V	1.8V	2.5V	3.3V	5.0V
0.9V	R _{PU(A)} = 169Ω R _{PU(B)} = 169Ω	R _{PU(A)} = 191Ω R _{PU(B)} = 191Ω	R _{PU(A)} = none R _{PU(B)} = 178Ω or both 242Ω	R _{PU(A)} = none R _{PU(B)} = 237Ω or both 302Ω	R _{PU(A)} = none R _{PU(B)} = 365Ω or both 431Ω
1.2V		R _{PU(A)} = 205Ω R _{PU(B)} = 205Ω	R _{PU(A)} = none R _{PU(B)} = 178Ω or both 263Ω	R _{PU(A)} = none R _{PU(B)} = 237Ω or both 323Ω	R _{PU(A)} = none R _{PU(B)} = 365Ω or both 453Ω
1.5V			R _{PU(A)} = none R _{PU(B)} = 174Ω or both 278Ω	R _{PU(A)} = none R _{PU(B)} = 232Ω or both 337Ω	R _{PU(A)} = none R _{PU(B)} = 464Ω or both 697Ω
1.8V			R _{PU(A)} = 294Ω R _{PU(B)} = 294Ω	R _{PU(A)} = none R _{PU(B)} = 232Ω or both 359Ω	R _{PU(A)} = none R _{PU(B)} = 486Ω or both 729Ω
2.5V				R _{PU(A)} = 392Ω R _{PU(B)} = 392Ω	R _{PU(A)} = none R _{PU(B)} = 536Ω or both 782Ω
3.3V					R _{PU(A)} = none R _{PU(B)} = 348Ω or both 578Ω

Open Drain Rising/Falling Time

As we know, the RC charge/discharge time formula: $\tau = RC$, and as shown in Figure 5, 5τ is 0 to almost 100% rising time and falling time, thus if we pull up 1kΩ on the B port 3.3V and input OD signal into the B port, we will get around 85ns rising time, or 4pF + LSF0204 CIO 13pF. Additionally, we will get $1\tau = 17ns$ at around 1.8V; a port with rising time with 4pF; the same as the falling time.




Figure 5. RC charge/discharge V vs. T

When we OD signal into the A port 1.8V and pull up 1kΩ on the B port, the equivalent circuit as shown in Figure 4, and with reference to the PI4ULS5V108 application note, we will get 15ns rising time for 5τ due to internal $V_{gs} = 2.7V$ and A port DCV around 1.9V, or C load still 4pF. And so on; if we pull up 10kΩ on the B side, we will get 10 times rising/falling time.

Push-Pull Rising/Falling Time

Continue as for the OD rising/falling time, only the B port 3.3V R_{UP} and input push-pull signal 1.8V from the A port, the waves as shown in Figure 6, the equivalent circuit as in Figure 4, and we know the B port will have RC charge time from V_{REF_A} to V_{REF_B} ; if we change the 1k B port R_{UP} to 10kΩ, the rising times are 10 times 1kΩ, as in Figure 6a.



Figure 6a. PP input A and R_{UP} B 1kΩ output




Figure 6b. PP input A and R_{UP} B 10kΩ output

6. Maximum Frequency Application

The maximum frequency is limited by the minimum pulse width low and high as well as the rise and fall times. The rise and fall times are dependent on translation voltages, drive strength, total node capacitance (C_L) and the pull-up resistors (R_{PU}) that are present on the bus. The node capacitance is the addition of the PCB trace capacitance and the device capacitance that exists on the bus.

$$f(\text{max}) = \frac{1}{t_{\text{LOW}}(\text{min}) + t_{\text{HIGH}}(\text{min}) + t_r(\text{actual}) + t_f(\text{actual})}$$

Figure 7. Maximum frequency formula




Figure 8. Maximum frequency timing parameters

Because of the dependency of the external components, PCB layout, and the different device operating states, the calculation of rise and fall times is complex and has several inflection points along the curve. The main component of the rise and fall times is the RC time constant of the bus line when the device is in its two primary operating states: when the device is in the on-state and it is low impedance, and when the device is off, isolating the A side from the B side. There are some basic guidelines to follow to maximize the performance of the device:

- **Keep trace length to a minimum by placing the LSF0204 close to the processor.**
- **The signal round-trip time on the trace should be shorter than the rise or fall time of the signal to reduce reflections.**
- **The faster the edge of the signal, the higher the chance of ringing.**
- **The higher the drive strength controlled by the pull-up resistor (up to 15mA), the higher the frequency the device can use.**

The system designer must design the pull-up resistor value based on external current drive strength and limit the node capacitance (minimizing the wire, stub, connector and trace length) to get the desired operation frequency.

7. Push-Pull Application

The LSF0204 can operate in either down or up unidirectional translation. If it is used in a bidirectional application, an I/O must act as the output. Otherwise, a bus contention may happen. A pull-up resistor is required if $V_{REF_B} - V_{REF_A} < 1V$, for example 1.2V-1.8V. Of course, in $V_{REF_B} - 1V \geq V_{REF_A}$ condition, a pull-up resistor in the A side is not necessary. However, it is still suggested to use a pull-up resistor at V_{REF_A} .

The LSF0204 can be used for push-pull translating (e.g., I3C platform), and Figure 9 shows the circuit for push-pull application. The pull-up resistors on both sides are still needed even for push-pull application. However, if either side's output is push-pull, data must be unidirectional or the outputs must be tri-stateable, and be controlled by a direction-control mechanism to prevent high-to-low contentions in either direction. When operating LSF0204 in I3C applications, note that **operating frequency should not exceed 12.5MHz in SDR clock type**. Additionally, the values of R_{PU1} and R_{PU2} can be found in Table 4, which has been tested in Diodes' lab. **However, the actual resistor values of R_{PU1} and R_{PU2} still need to be adjusted according to the system application.** Since a 1.8V I3C device can guarantee 3mA, 2.7V (V_{OL}) only per I3C specification, with 330 Ω on R_{PU2} , the loading is 6mA, the V_{OL} reaches V_{REF_A} and is very likely to exceed 0.3*1V V_{IL} required by the I3C specification. Whether it works or not will depend on whether the I3C host/device has a lower-than-spec V_{OL} and higher-than-spec V_{IL} .

Table 4. I3C application measurement for LSF0204 at SDR 12.5MHz

Parameters (LSF0204 as output)			$R_{PU1} = 1k\Omega$	$R_{PU2} = 330\Omega$
V_{OH}	Output high level	A to B	1.841V	
V_{OL}	Output low level		0.259V	
V_{OH}	Output high level	B to A	0.979V	
V_{OL}	Output low level		0.259V	
t_{CR}	SCL clock rise time	A to B	4.460ns	
t_{CF}	SCL clock fall time		2.380ns	
t_{CR}	SCL clock rise time	B to A	2.820ns	
t_{CF}	SCL clock fall time		2.180ns	




Figure 9. Push-pull application circuit of LSF0204

8. MDIO Application

MDIO is part of the MII interface, used for transferring status information and control of the MII interface. MDIO can also be treated like the management interface of MII. There are two signal cables for MDIO: MDC and MDIO. MDC is the clock, which is a non-periodic signal with a 400ns minimum cycle. MDIO is a bidirectional signal cable transferring the data. MDC is specified to have a frequency of up to 2.5MHz. **Note that the value of R_{PU} should be adjusted by different system applications for better performance.**




Figure 10. MDIO application circuit of LSF0204

9. Layout guide of PCB

Figure 11 is a layout suggestion for level shift, ground and signal I/O. The power pad has multiple vias, and will have lower resistance with the power or ground if there are interlayers in the PCB.

On the input and output, the pull-up resistor/bypass capacitor pad is directly on the signal trace. Do not have any trace out from the signal line, and keep the signal trace as straight to target as possible.

Via  Copper pad




Figure 11. Layout suggestion for LSF0204

Document Modification History

Version	Description	Author	Date
V01	Initial draft	Lance Lan	05/19/2023
V02	Figures 4 and 10 modified	Lance Lan	06/07/2023
V03	Function block description modified	Lance Lan	06/13/2023
V04	Figures 8 and 9 modified	Lance Lan	06/15/2023

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com