


Must use 27 ohm, put close to pin <300mil.



**100M\_133M#:**  
Set "0" for 133.33MHz app.  
Set "1" for 100MHz app.

**BW\_SEL\_TRI:**  
Set PLL BW logic in R4/R5  
"0"=L\_BW, "M"=Bypass, "1"=H\_BW

**OE0#**  
Make individual OEx# pull-up/down to enable/disable each output  
.  
.  
**OE7#**

**App Note:**

1. Each VDD pin needs 0.1u +1uF decoupling close to pin.(e.g.:VDD, VDDR, VDDA...etc)
2. VDDA use small R=1~2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
3. This is LP\_HCSL type output: serial 27ohm R , but it can be replace in 27 to 33 ohm for the optimal fine tune the board RX end waveform or different trace length if needed
4. OEx# pins have internal pull-down
5. Connect e\_Pad in 6 to 8 vias to GND plane
6. To Make LVDS output clock, it needs AC coupling and then RX side use pull-up/down Rs to bias in LVDS level, refer to datasheet;
7. Note, BW\_SEL\_TRI pin is power on latch once set

Title			
PI6CBE33083 Application schematic			
Size B	Document	Number	Rev
	Diodes Inc. Clock IC Application Engineering		1.0
Date:	Friday, July 05, 2024	Sheet	1 of 1