

PI6CDBL402B(TSSOP) Application Information


Pericom Application Engineering

1. Introduction


PI6CDBL402B(TSSOP) is PCIe ZDB x4 copy output for PCIe gen. 1.0, 2.0, 3.0 of 100MHz reference clock design. This TSSOP 28pin package is LP-HCSL ZDB IC is designed as possible PI6C20400A/B socket compatible replacement.

This device Low Power HCSL (LP-HCSL) output does not need 50ohm pull-down for near source termination to save power going through 50 ohm to GND. Its other package option is TQFN 32 pin of PI6CDBL401B.

2. PCIe ZDB Application Diagram:



3. Application Schematic



App Note

1. Output serial 0ohm can be 10 or 22ohm for fine tune RX waveform on diff. trace length
2. VDDO can be supplied in 1.8V for lower power consumption

Document DATE
Sept. 7, 2015

DOCUMENT-REV 1.0


PAGE
Page 2 of 2

4. PCB Application Note

- 1 Input clock use DC coupling HCSL 100MHz clock; If use LVDS/LVPECL input, then add 100ohm cross at input pins;
- 2 LP-HCSL serial 0 ohm is optional for later on different trace fine tune RX waveform if needed;
- 3 Put each VDD 0.1uF+1uF close to pin, make all GNDs in one solid GND plane;
- 4 VDDA use serial 2 ohm to form RC filter for better low frequency (<1MHz) noise filtering;
- 5 Leave un-used CLKx just simply open;
- 6 This part is SSC compatible and select pin 1 BW control in L_BW for better input clock jitter filtering;
- 7 LP-HCSL transfer to LVDS drive needs AC coupling with pull-up/down at RX side, refer to datasheet;

5. PCB Layout Example:

The following is PCB layout example with guide note. HCSL PCIe input clock does not need 100ohm cross at the inputs pins.



6. Better Drive LVDS RX Termination

General LVDS receiver has wide RX common mode voltage range, about 1.25V +/-1V. So we can use simpler LVDS RX termination to save DC bias power by use 10k ohm and easier PCB layout. For example, VDD=3.3V will get $V_{cm}=1.65V$; VDD=2.5V will get $V_{cm}=1.25V$.

