

**PROTECTION INTERFACE FOR PMICs
WITH INTEGRATED OVP CONTROL**

OBSOLETE – PART DISCONTINUED

Description

The AP9050 is designed to protect the latest generation of PMICs for portable applications such as UMPCs, smartphones and others utilizing battery power.

The integrated LDO allows the PMIC to power up and determine whether the connected power supply (USB or AC-DC wall adapter) is valid and a safe operation can be performed.

The PMIC controls the operation of the integrated n-channel MOSFET to either pass the line voltage or disconnect the line from the PMIC to protect its internal circuits in the event of an over-voltage.


The AP9050 is available in a low-profile U-DFN2020-6 package.

Features

- Input Supply Range from 3V to 30V
- Lower Power Dissipation and Higher Efficiency as Compared to a Zener Shunt Regulator
- LDO is Stable without a Bypass Capacitor on The Output and Operates across The Temperature Range
- Available in a U-DFN2020-6 Package with a Typical Height of 0.575mm
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. "Green" Device (Note 3)**
- **For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](#) or your local Diodes representative.**
<https://www.diodes.com/quality/product-definitions/>

Pin Assignments

(Top View)



U-DFN2020-6

Applications

- Power interface for new generation PMICs
- Charger front end protections
- Smartphones
- Cell phones
- Ultra mobile PCs
- Tablets

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Typical Application Circuit




Figure 1. Typical Application Circuit

Pin Descriptions

Pin #	Name	Description
1	Source	Source of the n-channel power FET. Pass-switch's output pin.
2	Gate	Gate of the FET switch. Pass-switch's control pin.
3, 7	V _{IN}	Input voltage to the internal LDO.
4	Ground	LDO ground connection.
5	V _{OUT}	Output of the LDO.
6, 8	Drain	Drain of the power FET. Pass-switch's input pin.

Functional Block Diagram




Figure 2. Functional Block Diagram

Absolute Maximum Ratings (Notes 4, 5)

Symbol	Parameter	Rating	Unit
V_{IN}	Supply Voltage	-0.3 to 30	V
V_{GS}	Gate-to-Source Voltage	+ 12	V
I_{Dpk}	Drain Current, Peak (10 μ s pulse)	19	A
I_D	Drain Current, Continuous (Note 6, Steady-State)	3.7	A
	$T_A = +25^\circ\text{C}$	2.7	
	$T_A = +85^\circ\text{C}$		
P_{max}	Total Power Dissipation @ $T_A = +25^\circ\text{C}$ (Notes 5, 6)	750	mW
T_J	Junction Temperature Range	-40 to +125	$^\circ\text{C}$
T_J	Non-operating Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purposes	260	$^\circ\text{C}$

Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

- Notes:
4. Exceeding these ratings may damage the device.
 5. Mounted on FR4 Board using 30 mm², 2 oz Cu.
 6. Dual die operation (equally-heated).

Thermal Resistance

Symbol	Parameter	Rating	Unit
θ_{JA}	Junction to Ambient (Note 7)	132	$^\circ\text{C}/\text{W}$
θ_{JC}	Junction to Case	13	$^\circ\text{C}/\text{W}$

Note: 7. Test condition for DFN2020-6: Mounted on FR4 Board using 30 mm², 2 oz Cu.

Recommended Operating Conditions (Note 8)


Symbol	Parameter	Min	Max	Unit
V_{IN}	Supply Voltage	3	30	V
T_A	Operating Ambient Temperature Range	-40	+85	$^\circ\text{C}$

Note: 8. The device function is not guaranteed outside of the recommended operating conditions.

Electrical Characteristics (V_{IN} (OVP_SENSE) = 5.0V, T_J = +25°C, unless otherwise noted.)

Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
Power FET						
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24V, V_{GS} = 0V$ $T_J = +85^\circ C$	—	—	1.0 10	μA
I_{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 8V$	—	—	80	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.62	0.9	1.2	V
$R_{DS(on)}$	Drain-to-Source On-Resistance (Note 9)	$V_{GS} = 4.5V, I_D = 2.0A$ $V_{GS} = 2.5V, I_D = 2.0A$	—	41 55	53 68	m Ω
g_{FS}	Forward Transconductance	$V_{DS} = 5V, I_D = 2.0A$	—	8	—	S
C_{ISS}	Input Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$	—	500	—	pF
C_{OSS}	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$	—	65	—	pF
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$	—	50	—	pF
LDO (unless otherwise noted, T_J = +25°C, V_{IN} = 5.0V)						
V_{OUT}	Regulated Output Voltage	$V_{IN} = 5.5V, I_{OUT} = 1mA$	4.6	5.0	5.3	V
V_{head}	Headroom	$V_{IN} - V_{OUT}, I_{OUT} = 1.2mA,$ $V_{IN} = 4.6V$	—	—	150	mV
		$V_{IN} - V_{OUT}, I_{OUT} = 10mA, V_{IN} = 4.8V,$ $T_J = -40^\circ C$ to $+125^\circ C$	—	—	1000	mV
Response to Input Transient						
t_{pulse}	Time signal is above 5.5V	V_{IN} 0 to 30V, < 1 μs rise time, 5.0k Ω resistive load (Note 10)	—	—	5.0	μs
V_{pk}	Peak Voltage	V_{IN} 0 to 30V, < 1 μs rise time, 5.0k Ω resistive load (Note 10)	—	—	9.0	V
Total Device						
I_{bias}	Input Bias Current	$V_{IN} = 5.5V$	—	110	850	μA
$V_{IN_{min}}$	Minimum Operating Voltage	—	—	—	3.0	V

Notes: 9. Pulse test width 300 μs , duty cycle 2%.
10. Guaranteed by design.



Typical Performance Characteristics




Figure 3. $R_{DS(on)}$ variation over junction temperature




Figure 4. $R_{DS(on)}$ Characteristics




Figure 5. Output voltage variation over junction temperature

Applications Information

Theory of Operation

The AP9050 was designed to work in close relationship with a PMIC (Power Management IC). To protect the PMIC from an overvoltage situation the AP9050 powers up a detection circuit within the connected PMIC. (See Figure 1 as reference)

This detection circuit determines if a valid input source is connected (ex. $V_{IN} < 8V$). If a valid input source is detected the power MOSFET will be turned on and the supply current to the PMIC will be turned on. The overvoltage detection is continuous, if an overvoltage occurs at a later state the Power MOSFET will be turned off.

PCB Layout

The AP9050 was designed utilizing two process technologies to provide best performance and a cost effective solution.




Figure 6. Package Pin Out

Both die are packaged side by side in the U-DFN2020-6 package and are mounted on two separate exposed pads. These pads are not required for electrical functionality, but to aid with the thermal performance of the AP9050.

Attention should be paid in the layout of the PCB (Printed Circuit Board) that PAD7 is connected to V_{IN} of the LDO, pin 3, while PAD8 is connected to the Drain of the Power MOSFET, pin 6 of the package. For best thermal performance large copper areas connected to the two exposed pads should be used to transfer heat away from the AP9050.


External Capacitors

The AP9050 was specified to reduce board space and external component count, by designing the LDO to be stable without an external bypass capacitor.

A low ESR 1nF to 10nF external capacitor can be used to improve behavior with fast ac transients or other switching currents that might be present.

To improve noise immunity and ac impedance from long input traces a 1nF capacitor can be added to the input V_{IN} of the LDO.

Ordering Information




Part Number	Package Code	Package (Note 11)	Packing	
			Qty.	Carrier
AP9050FDB-7	FDB	U-DFN2020-6	3000	7" Tape and Reel

Note: 11. Please see <http://www.diodes.com/package-outlines.html> for the latest version.

Marking Information

U-DFN2020-6

(Top View)



- XX : Identification Code
- Y : Year : 0~9
- W : Week : A~Z : 1~26 week;
a~z : 27~52 week; z represents 52 and 53 week
- X : A~Z : Internal code


Device	Package	Identification Code
AP9050FDB	U-DFN2020-6	BZ

OBSOLETE - PART DISCONTINUED

Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

U-DFN2020-6




U-DFN2020-6			
Dim	Min	Max	Typ
A	0.57	0.63	0.60
A1	0	0.05	0.03
A3	-	-	0.15
b	0.20	0.30	0.25
D	1.95	2.075	2.00
D2	1.45	1.65	1.55
e	-	-	0.65
E	1.95	2.075	2.00
E2	0.76	0.96	0.86
L	0.30	0.40	0.35
All Dimensions in mm			

Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

U-DFN2020-6



Dimensions	Value (in mm)
C	0.65
G	0.15
X	0.37
X1	1.67
Y	0.45
Y1	0.90

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com