



## 40V COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET

#### **Product Summary**

Device	BV <sub>DSS</sub>	R <sub>DS(ON)</sub> Max	I <sub>D</sub> Max (A)  T <sub>A</sub> = +25°C  (Notes 6 & 8)
01	Q1 40V	25mΩ @ V <sub>GS</sub> = 10V	7.5
QI		40mΩ @ V <sub>GS</sub> = 4.5V	6.2
02	-40V	25mΩ @ V <sub>GS</sub> = -10V	-7.3
Q2	<del>-4</del> 0V	$45m\Omega$ @ V <sub>GS</sub> = -4.5V	-5.7

#### **Description**

This MOSFET is designed to ensure that RDS(ON) of N and P channel FET are matched to minimize losses in both arms of the bridge. The DMC4040SSD is optimized for use in a 3-phase brushless DC motor circuit (BLDC), and CCFL backlighting.

## **Applications**


- 3-Phase BLDC motors
- CCFL backlighting

#### **Features and Benefits**


- Matched N & P RDS(ON) Minimizes Power Losses
- Fast Switching Minimizes Switching Losses
- Dual Device Reduces PCB Area
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- An automotive-compliant part is available under separate datasheet (<u>DMC4040SSDQ</u>)

#### **Mechanical Data**


- Package: SO-8
- Package Material: Molded Plastic, "Green" Molding Compound.
   UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish Matte Tin Annealed over Copper Leadframe.
   Solderable per MIL-STD-202, Method 208 (§3)
- Weight: 0.074 grams (Approximate)



Top View



Q1 N-Channel



Q2 P-Channel

Equivalent Circuit

#### Ordering Information (Note 4)

Orderable Part Number	Packago	Marking Code	Reel Size (Inches)	Tape Width (mm)	Pac	king
Orderable Part Number	Package	Warking Code	Reel Size (Iliches)	rape widin (ilili)	Qty.	Carrier
DMC4040SSD-13	SO-8	C4040SD	13	12	2,500	Reel

⊤ D1

oxdot D1

∏D2


oxdot D2

Notes:

- $1.\ No\ purposely\ added\ lead.\ Fully\ EU\ Directive\ 2002/95/EC\ (RoHS),\ 2011/65/EU\ (RoHS\ 2)\ \&\ 2015/863/EU\ (RoHS\ 3)\ compliant.$
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

Top View

#### **Marking Information**



⊃¦¦ = Manufacturer's Marking C4040SD = Product Type Marking Code YYWW = Date Code Marking YY or YY = Year (ex: 24 = 2024) WW = Week (01 to 53)

1 of 10

www.diodes.com



## **Maximum Ratings** (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Characteristic			Symbol	N-Channel - Q1	P-Channel - Q2	Unit
Drain-Source Voltage			VDSS	40	-40	٧
Gate-Source Voltage			Vgss	±20	±20	V
		(Notes 6 & 8)		7.5	-7.5	
Continuous Drain Current	Vgs = 10V	T <sub>A</sub> = +70°C (Notes 6 & 8)	$I_{D}$	5.8	-5.8	
Continuous Diain Current	VGS = 10V	(Notes 5 & 8)		5.7	-5.7	
		(Notes 5 & 9)		6.8	-6.8	Α
Pulsed Drain Current	$V_{GS} = 10V$	(Notes 7 & 8)	IDM	29.0	-29.0	
Continuous Source Current (Body Diode)		(Notes 6 & 8)	Is	3.0	-3.0	
Pulsed Source Current (Body	y Diode)	(Notes 7 & 8)	Ism	29.0	-29.0	

## **Thermal Characteristics**


Characteristic	Symbol	N-Channel - Q1 P-Channel - Q2	Unit		
	(Notes 5 & 8)		1.25 10		
Power Dissipation Linear Derating Factor	(Notes 5 & 9)	P <sub>D</sub>	1.8 14.3	W mW/°C	
	(Notes 6 & 8)		2.14 17.2		
	(Notes 5 & 8)		100		
Thermal Resistance, Junction to Ambient	(Notes 5 & 9)	Reja	70	9004	
	(Notes 6 & 8)		58	°C/W	
Thermal Resistance, Junction to Lead	(Notes 5 & 10)	$R_{\theta JL}$	51		
Operating and Storage Temperature Range		TJ, TSTG	-55 to +150	°C	


Notes:

- 5. For a device surface mounted on 25mm x 25mm x 1.6mm FR4 PCB with high coverage of single sided 1oz copper, in still air conditions; the device is measured when operating in a steady-state condition.
   6. Same as note (5), except the device is measured at t ≤ 10 sec.
- 7. Same as note (5), except the device is pulsed with D = 0.02 and pulse width  $300\mu s$ .
- 8. For a dual device with one active die.
- 9. For a device with two active die running at equal power.
- 10. Thermal resistance from junction to solder-point (at the end of the drain lead).





## Thermal Characteristics (continued)






-V<sub>DS</sub> Drain-Source Voltage (V) **P-Channel Safe Operating Area** 





**Transient Thermal Impedance** 



**Pulse Power Dissipation** 



## Electrical Characteristics (Q1 N-Channel) (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition	
OFF CHARACTERISTICS							
Drain-Source Breakdown Voltage	BVDSS	40	_	_	V	$I_D = 250 \mu A$ , $V_{GS} = 0 V$	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	_	_	1.0	μΑ	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V	
Gate-Source Leakage	Igss	_	_	±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
ON CHARACTERISTICS							
Gate Threshold Voltage	Vgs(TH)	0.8	1.3	1.8	V	$I_D = 250\mu A$ , $V_{DS} = V_{GS}$	
Static Drain Source On Decistance (Note 11)	D		0.013	0.025	Ω	V <sub>G</sub> S = 10V, I <sub>D</sub> = 3A	
Static Drain-Source On-Resistance (Note 11)	R <sub>DS(ON)</sub>	_	0.028	0.040	12	$V_{GS} = 4.5V, I_D = 3A$	
Forward Transconductance (Notes 11 & 12)	Gfs	_	12.6	_	S	$V_{DS} = 5V$ , $I_{D} = 3A$	
Diode Forward Voltage (Note 11)	VsD	_	0.7	1.0	V	Is = 1A, VGS = 0V	
DYNAMIC CHARACTERISTICS (Note 12)							
Input Capacitance	Ciss	_	1,790	_		.,	
Output Capacitance	Coss	_					
Reverse Transfer Capacitance	Crss	_	120	_	T = TIMHZ		
Gate Resistance	Rg	_	1.03	_	Ω	V <sub>DS</sub> = 0V, V <sub>GS</sub> = 0V, f = 1MH:	Z
Total Gate Charge (Note 13)	Qg	_	16.0	_		Vgs = 4.5V	
Total Gate Charge (Note 13)	Qg	_	37.6	_	~C	V <sub>DS</sub> = 20V	
Gate-Source Charge (Note 13)	Qgs	_	7.8	_	nC	$V_{GS} = 10V$ $I_D = 3A$	
Gate-Drain Charge (Note 13)	Qgd	_	6.6	_			
Turn-On Delay Time (Note 13)	t <sub>D(ON)</sub>	_	8.1	_			
Turn-On Rise Time (Note 13)	t <sub>R</sub>	_	15.1	_		V <sub>DD</sub> = 20V, V <sub>GS</sub> = 10V	
Turn-Off Delay Time (Note 13)	tD(OFF)	_	24.3	_	ns	I <sub>D</sub> = 3A	
Turn-Off Fall Time (Note 13)	t <sub>F</sub>	_	5.3	_			

## Electrical Characteristics (Q2 P-Channel) (@TA = +25°C, unless otherwise specified.)


Characteristic	Symbol	Min	Тур	Max	Unit	Test C	ondition	
OFF CHARACTERISTICS			, , , , , , , , , , , , , , , , , , ,					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	-40		_	V	$I_D = -250 \mu A$ , $V_{GS} = 0 V$		
Zero Gate Voltage Drain Current	IDSS	_	_	-1.0	μA	V <sub>DS</sub> = -40V, V <sub>GS</sub>	s = 0V	
Gate-Source Leakage	Igss	_		±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
ON CHARACTERISTICS								
Gate Threshold Voltage	Vgs(TH)	-0.8	-1.3	-1.8	V	$I_D = -250 \mu A, V_D$	s = Vgs	
Static Drain Source On Registeres (Note 11)	D		0.018	0.025	Ω	$V_{GS} = -10V, I_{D} =$	: -3A	
Static Drain-Source On-Resistance (Note 11)	R <sub>DS(ON)</sub>	_	0.030	0.045	12	$V_{GS} = -4.5V, I_{D} = -4.5V$	= -3A	
Forward Transconductance (Notes 11 & 12)	Gfs	_	16.6	_	S	$V_{DS} = -5V, I_{D} = -$	-3A	
Diode Forward Voltage (Note 11)	V <sub>SD</sub>	_	-0.7	-1.0	V	I <sub>S</sub> = -1A, V <sub>GS</sub> = 0V		
DYNAMIC CHARACTERISTICS (Note 12)								
Input Capacitance	C <sub>iss</sub>	_	1,643	_		.,	0) /	
Output Capacitance	Coss	_	179	_	pF	$V_{DS} = -20V$ , $V_{GS} = 0V$ f = 1MHz		
Reverse Transfer Capacitance	C <sub>rss</sub>	_	128	_		I = IIVII IZ		
Gate Resistance	Rg	_	6.43	_	Ω	V <sub>DS</sub> = 0V, V <sub>GS</sub> =	: 0V, f = 1MHz	
Total Gate Charge (Note 13)	Qg	_	14.0	_		$V_{GS} = -4.5V$		
Total Gate Charge (Note 13)	Qg	_	33.7	_	nC		$V_{DS} = -20V$	
Gate-Source Charge (Note 13)	Qgs	_	5.5	_	nc nc	Vgs = -10V	$I_D = -3A$	
Gate-Drain Charge (Note 13)	Qgd	_	7.3	_				
Turn-On Delay Time (Note 13)	t <sub>D</sub> (ON)	_	6.9	_				
Turn-On Rise Time (Note 13)	t <sub>R</sub>	_	14.7	_		$V_{DD} = -20V, V_{GS}$	= -20V, V <sub>G</sub> s = -10V	
Turn-Off Delay Time (Note 13)	t <sub>D(OFF)</sub> - 53.7 - nS   I <sub>D</sub> = -3A							
Turn-Off Fall Time (Note 13)	tF	_	30.9		_			

Notes:

- 11. Measured under pulsed conditions. Pulse width  $\leq 300 \mu s;$  duty cycle  $\leq 2\%.$
- 12. For design aid only, not subject to production testing.13. Switching characteristics are independent of operating junction temperatures.



# **Typical Characteristics (Q1 N-Channel)**












Fig. 7 Gate Threshold Variation vs. Ambient Temperature












# **Typical Characteristics (Q2 P-Channel)**












Fig. 18 Gate Threshold Variation vs. Ambient Temperature














## **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-8








SO-8						
Dim	Min	Max	Тур			
Α	1.40	1.50	1.45			
A1	0.10	0.20	0.15			
b	0.30	0.50	0.40			
С	0.15	0.25	0.20			
D	4.85	4.95	4.90			
Е	5.90	6.10	6.00			
E1	3.80	3.90	3.85			
E0	3.85	3.95	3.90			
е			1.27			
h	-		0.35			
٦	0.62	0.82	0.72			
Ø	0.60	0.70	0.65			
All	Dimens	ions in	mm			

## **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

**SO-8** 



Dimensions	Value (in mm)
С	1.27
Х	0.802
X1	4.612
Y	1.505
Y1	6.50



#### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at <a href="https://www.diodes.com/about/company/terms-and-conditions/important-notice">https://www.diodes.com/about/company/terms-and-conditions/important-notice</a>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com

DMC4040SSD Document number: DS32120 Rev. 5 - 2