



COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET

Product Summary

Device	BVDSS	Rds(ON) Max	I _D T _A = +25°C	
Q1	60V	40mΩ @ Vgs = 10V	6.5A	
N-Channel	607	55mΩ @ V _{GS} = 4.5V	5.6A	
Q2	COV/	Q2 $110m\Omega @ V_{GS} = -10V$		-3.9A
P-Channel	-60V	130mΩ @ V _{GS} = -4.5V	-3.6A	

Features and Benefits

- Low Input Capacitance
- Low On-Resistance
- Fast Switching Speed
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- This part is qualified to JEDEC standards (as references in AEC-Q) for High Reliability.
 - https://www.diodes.com/quality/product-definitions/
- An automotive-compliant part is available under separate datasheet (<u>DMC6040SSDQ</u>)


Description and Applications


This new generation MOSFET has been designed to minimize the onstate resistance (RDS(ON)) yet maintain superior switching performance, making it ideal for high-efficiency power-management applications.


- DC-DC converters
- Power-management functions
- Backlighting


Mechanical Data

- Package: SO-8
- Package Material: Molded Plastic, "Green" Molding Compound.
 UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminal Connections: See Diagram
- Terminals: Finish Tin Finish Annealed over Copper Leadframe.
 Solderable per MIL-STD-202, Method 208 (3)
- Weight: 0.074 grams (Approximate)









Q1 N-Channel MOSFET

Q2 P-Channel MOSFET


Ordering Information (Note 4)

Part Number	Paskaga	Packing		
Fait Number	Package Qty. Ca			
DMC6040SSD-13	SO-8	2,500	Tape & Reel	

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

Marking Information



⊃¦¦ = Manufacturer's Marking C6040SD = Product Type Marking Code YYWW = Date Code Marking YY or YY = Year (ex: 24 = 2024) WW = Week (01 to 53)



Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Q1	Q2	Unit		
Drain-Source Voltage	V_{DSS}	60	-60	V		
Gate-Source Voltage			Vgss	±20	±20	V
Continuous Prois Current (Note 5) Vac. 40V	Steady State	T _A = +25°C T _A = +70°C	I _D	5.1 4.1	-3.1 -2.5	Α
Continuous Drain Current (Note 5) V _{GS} = -10V	t < 10s	$T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	ΙD	6.5 5.2	-3.9 -3.1	Α
Maximum Body Diode Forward Current (Note 5)			Is	2.1	-2.1	Α
Pulsed Drain Current (10µs Pulse, Duty Cycle = 1%)			I _{DM}	28	-19	Α
Avalanche Current (Note 6) L = 0.1mH			I _{AS}	17.2	-17.6	Α
Avalanche Energy (Note 6) L = 0.1mH			Eas	14.7	15.4	mJ

Thermal Characteristics (@TA = +25°C, unless otherwise specified.)

Characteristic		Symbol	Value	Unit
Total Dawar Dissination (Note 7)	T _A = +25°C	D-	1.24	W
Total Power Dissipation (Note 7)	T _A = +70°C	PD	0.8	
Thermal Resistance, Junction to Ambient (Note 7)	Steady State	Davi	101	°C/W
Thermal Resistance, Junction to Ambient (Note 7)	t < 10s	Rеja	61	
Total Dawar Dissination (Note 5)	$T_A = +25^{\circ}C$	D-	1.56	W
Total Power Dissipation (Note 5)	$T_A = +70$ °C	PD	1.0	
Thermal Desigtance Junction to Ambient (Note 5)	Steady State	D	80	°C/W
Thermal Resistance, Junction to Ambient (Note 5)	t < 10s	Reja	49	
Thermal Resistance, Junction to Case (Note 5)		Rejc	14.7	
Operating and Storage Temperature Range		TJ, Tsтg	-55 to +150	°C

Electrical Characteristics N-Channel Q1 (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition	
OFF CHARACTERISTICS (Note 8)				•			
Drain-Source Breakdown Voltage	BV _{DSS}	60	_	_	V	$V_{GS} = 0V, I_D = 250\mu A$	
Zero Gate Voltage Drain Current	IDSS	_	_	1	μA	V _{DS} = 48V, V _{GS} = 0V	
Gate-Source Leakage	Igss	_	_	±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
ON CHARACTERISTICS (Note 8)							
Gate Threshold Voltage	V _{GS(TH)}	1	_	3	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	
Static Drain-Source On-Resistance	Dagger	_	33	40	mΩ	V _G S = 10V, I _D = 8A	
Static Dialif-Source Off-Resistance	Rds(on)	_	37	55	11122	$V_{GS} = 4.5V, I_{D} = 5A$	
Diode Forward Voltage	V_{SD}	_	0.7	1.2	V	$V_{GS} = 0V, I_{S} = 1A$	
DYNAMIC CHARACTERISTICS (Note 9)							
Input Capacitance	Ciss	_	1130	_		V _{DS} = 15V, V _{GS} = 0V, f = 1.0MHz	
Output Capacitance	Coss	_	69	_	pF		
Reverse Transfer Capacitance	Crss	_	42	_			
Gate Resistance	R _G	_	1.7	_	Ω	$V_{DS} = 0V$, $V_{GS} = 0V$, $f = 1.0MHz$	
Total Gate Charge (V _{GS} = 10V)	Qg	_	20.8	_		V _{DS} = 30V, I _D = 4.3A	
Total Gate Charge (V _{GS} = 4.5V)	Qg	_	9.4	_	nC		
Gate-Source Charge	Qgs	_	3.3	_	110		
Gate-Drain Charge	Q_{gd}	_	3.0	_			
Turn-On Delay Time	t _{D(on)}	_	3.6	_		$V_{GS} = 10V, V_{DD} = 30V, R_{G} = 6\Omega$	
Turn-On Rise Time	tr	_	1.8	_			
Turn-Off Delay Time	t _{D(off)}	_	20.1	_	ns	$I_D = 4.3A$	
Turn-Off Fall Time	t _f	_	4.3	_			
Body Diode Reverse Recovery Time	t _{rr}	_	14.2	_	ns	$I_S = 4.3A$, $di/dt = 100A/\mu s$	
Body Diode Reverse Recovery Charge	Q _{rr}	_	7.5	_	nC	I _S = 4.3A, di/dt = 100A/µs	

5. Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate. Notes:


9. Guaranteed by design. Not subject to product testing.

^{6.} UIS in production with L = 0.1 mH, starting $T_A = +25^{\circ}\text{C}$.

7. Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.

^{8.} Short duration pulse test used to minimize self-heating effect.














Figure 7 Gate Threshold Variation vs. Ambient Temperature















Electrical Characteristics P-Channel Q2 (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 8)	, ,	I	71	1		
Drain-Source Breakdown Voltage	BV _{DSS}	-60	_	_	V	$V_{GS} = 0V, I_{D} = -250\mu A$
Zero Gate Voltage Drain Current	IDSS	_	_	-1	μA	V _{DS} = -48V, V _{GS} = 0V
Gate-Source Leakage	Igss	_	_	100	nA	$V_{GS} = \pm 16V, V_{DS} = 0V$
ON CHARACTERISTICS (Note 8)	•			•	•	·
Gate Threshold Voltage	V _{GS(TH)}	-1	_	-3	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$
Statia Drain Sauras On Basistanas	D	_	86	110	m0	Vgs = -10V, ID = -4.5A
Static Drain-Source On-Resistance	RDS(ON)	_	98	130	mΩ	VGS = -4.5V, ID = -3.5A
Diode Forward Voltage	Vsp	_	-0.7	-1.2	V	Vgs = 0V, Is = -1A
DYNAMIC CHARACTERISTICS (Note 9)						•
Input Capacitance	C _{iss}	_	1030	_		V _{DS} = -30V, V _{GS} = 0V, f = 1.0MHz
Output Capacitance	Coss	_	49.1	_	pF	
Reverse Transfer Capacitance	Crss	_	38.7	_		
Gate Resistance	Rg	_	13.6	_	Ω	$V_{DS} = 0V$, $V_{GS} = 0V$, $f = 1.0MHz$
Total Gate Charge (V _{GS} = -4.5V)	Qg	_	9.5	_		V _{DS} = -30V, I _D = -5A
Total Gate Charge (V _{GS} = -10V)	Qg	_	19.4	_	nC	
Gate-Source Charge	Qgs	_	2.3	_	IIC	
Gate-Drain Charge	Q _{gd}	_	3.6	_		
Turn-On Delay Time	t _{D(on)}	_	3.7	_		$V_{GS} = -10V$, $V_{DS} = -30V$, $R_G = 6\Omega$ $I_D = -5A$
Turn-On Rise Time	tr	_	6.3	_		
Turn-Off Delay Time	t _{D(off)}	_	58.7	_	ns	
Turn-Off Fall Time	tf	_	26.1	_		
Body Diode Reverse Recovery Time	t _{rr}	_	14.85	_	ns	$I_S = -5A$, $di/dt = 100A/\mu s$
Body Diode Reverse Recovery Charge	Qrr	_	8.8	_	nC	Is = -5A, di/dt = 100A/µs

Notes:

- 8. Short duration pulse test used to minimize self-heating effect.
- 9. Guaranteed by design. Not subject to product testing.











Figure 19 Gate Threshold Variation vs. Ambient Temperature







Figure 23 SOA, Safe Operation Area

20 18 16 -I_S, SOURCE CURRENT (A) 14 12 10 T_A= 150°C 6 = 25°C 4 T_A= 85°C 2 0 0 0.6 0.9 1.2 1.5 $-V_{SD}$, SOURCE-DRAIN VOLTAGE (V) Figure 20 Diode Forward Voltage vs. Current








Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-8








SO-8							
Dim	Min	Max	Тур				
Α	1.40	1.50	1.45				
A 1	0.10	0.20	0.15				
b	0.30	0.50	0.40				
С	0.15	0.25	0.20				
D	4.85	4.95	4.90				
Е	5.90	6.10	6.00				
E1	3.80	3.90	3.85				
E0	3.85	3.95	3.90				
е			1.27				
h	1	-	0.35				
L	0.62	0.82	0.72				
Q	0.60	0.70	0.65				
All Dimensions in mm							

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-8



Dimensions	Value (in mm)
С	1.27
Х	0.802
X1	4.612
Y	1.505
Y1	6.50



IMPORTANT NOTICE

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com