

FAST TRANSIENT 3.5A STEP-DOWN CONVERTER

Description

The PAM2327 is a 3.5A step-down synchronous converter. The 1.2MHz switching frequency enables the use of small external components. The ultra-small 2mm x 2mm footprint and high efficiency make the PAM2327 an ideal choice for portable applications.

The PAM2327 delivers 3.5A maximum output current while consuming only $55\mu A$ no load quiescent current. Low R integrated MOSFETs and 100% duty cycle operation make the PAM2327 the ideal choice for high output voltage, high current applications which require a low dropout threshold.

The PAM2327 provides excel lent transient response and output accuracy across the operating range.

The PAM2327 maintains high efficiency throughout the load range.

The PAM2327 automatically optimizes efficiency during light load mode (PSM) and maintains constant frequency and low output ripple during PWM mode.


Over-temperature and short circuit protection safeguard the PAM2327 and system components from damage.

The PAM2327 is available in an ultra-small QFN2x2-12 package. The product is rated over a temperature range of -40°C to +85°C.

Applications

- Cellular Phone
- Digital Cameras
- Hard Disk Drives
- MP3 Players
- PDAs and Handheld Computers
- Portable Media Players
- USB Devices
- Wireless Network Cards


Pin Assignments



Features

- 3.5A Maximum Output Current
- Tiny 1.0µH Chip Inductor
- Excellent Transient Response
- Input Voltage: 2.5V to 5.5V
- Adjustable Output Voltage: 1.0V to 4.0V
- High Efficiency with 1.2MHz Switching Frequency
- 55µA No Load Quiescent Current
 - 100% Duty Cycle Low-Dropout Operation
 - Internal Soft Start
- Power Good Indicator
- Over-Temperature and Current Limit Protection
- Hiccup mode for output short protection
- 1µA Shutdown Current
- -40°C to +85°C Temperature Range
- Available in QFN2x2-12 Package
- RoHS/REACH Compliant

Typical Applications Circuit






Pin Descriptions

Pin Number	Pin Name	Function	
1	PVIN	Supply Voltage to power FETs. PVIN is connected to VIN internally.	
2, 11	SW	Switch Output. Pin 2 and 11 can be connected together.	
3, 12	PGND	Power Ground. Pin 3 and 12 can be connected together.	
4	AGND	Quiet ground for controller circuits	
5	NC	Leave this pin open. Do not connect it to ground.	
6	OUT	Input sense pin for output voltage	
7	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage.	
8	EN	On/Off Control.	
9	PG	Power Good Indicator. The output of this pin is an open drain with internal pull up resistor to VIN. PG is pulled up to VIN when the FB voltage is within 10% of the regulation level, otherwise it is LOW.	
10	VIN	Supply Voltage to internal control circuitry. VIN is connected to PVIN internally.	

Functional Block Diagram



Absolute Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Parameter	Rating	Unit
Input Voltage	-0.3 to +6.5	V
EN, FB Pin Voltage	-0.3 to V _{IN}	V
SW Pin Voltage	-0.3 to (V _{IN} +0.3)	V
Junction Temperature	150	°C
Storage Temperature Range	-65 to +150	°C
Soldering Temperature	300, 5sec	°C



Recommended Operating Conditions (@T_A = +25°C, unless otherwise specified.)

Parameter	Rating	Unit
Supply Voltage	2.5 to 5.5	V
Operation Temperature Range	-40 to +85	°C
Junction Temperature Range	-40 to +125	

Thermal Information

Parameter	Symbol	Package	Max	Unit
Thermal Resistance (Junction to Case)	θ_{JC}	QFN2x2-12	16	°C/W
Thermal Resistance (Junction to Ambient)	θ_{JA}	QFN2x2-12	80	C/W


Electrical Characteristics


 $(@T_A = +25^{\circ}C, V_{IN} = 3.3V, V_{OUT} = 1.2V, C_{IN} = 20\mu F, C_O = 20\mu F, L = 1\mu H, unless otherwise specified.)$


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Input Voltage Range	V _{IN}		2.5	3.3	5.5	V
LIVII O Threehold	V _{UVLO}	V _{IN} Rising	2.35	2.5	2.65	V
UVLO Threshold		Hysteresis		400	550	mV
Output Voltage Accuracy	Vout		-4.0		+4.0	%
Regulated Feedback Voltage	V _{FB}	No Load	0.591	0.60	0.609	V
PMOS Current Limit	I _{LIM}			4.8		Α
Output Voltage Line Regulation	LNR	V _{IN} = 3.3V to 5.5V		0.5	1	%/V
Output Voltage Load Regulation	LDR	I _O = 1mA to 2A			2	%
Quiescent Current	IQ	No Load		55	100	μΑ
Shutdown Current	I _{SD}	V _{EN} = 0V			1	μΑ
Oscillator Frequency	f _{OSC}		1.0	1.2	1.6	MHz
Drain-Source On-State Resisitance	D	I _{DS} = 100mA		40	70	mΩ
Diani-Source On-State Resisitance	R _{DS(ON)}	N MOSFET		30	50	mΩ
SW Leakage Current	I _{LSW}				1	μΑ
Start-Up Time	ts			250	1000	μs
PSM Threshold	I _{TH}	V _{IN} = 3.3V, V _O = 1.2V			250	mA
EN Threshold High	VEH		1.2			V
EN Threshold Low	VEL				0.4	V
EN Input Current	I _{EN}	V _{EN} = 2V		1.2	4	μA
Over Temperature Protection	OTP			150		°C
OTP Hysteresis	OTH			30		°C
		I _O = 10mA	75	81		
Effciency	η	I _O = 500mA to 1A	85	90		
Lincidital	''	I _O = 1.5A	85	90		%
		I _O = 2A	80	89		
Output Ripple	Ripple	I _O = 10mA	-5		+5	%
Опристирре	тарріс	I _O ≥ 300mA	-2		+2	70
Output Transient Ripple	V	I _O = 20mA to 1A	-10		+10	%
Output Transient Rippie	V _{PK-PK}	I _O = 20mA to 2A	-12		+12	/0
PG Pin Trigger Delay				90		μs
PG Pin Threshold (relative to V _{OUT})				±10		%
PG Open Drain Impedance (PG = PV _{IN})			250K	500K		Ω
PG Open Drain Impedance (PG = Low)					100	Ω





Typical Performance Characteristics (@ T_A = +25°C, C_{IN} = 20 μ F, C_O = 20 μ F, V_O = 1.2V, unless otherwise specified.)





















Typical Performance Characteristics (cont.) (@ T_A = +25°C, C_{IN} = 10 μ F, C_O = 10 μ F, V_O = 1.2V, unless otherwise specified.)















Vin=3.3V, Vo=1.2V, Io=0.2A~2A, f=1kHz

Vin=3.3V, Vo=1.2V, Io=0A~3.5A, f=1kHz




Typical Performance Characteristics (cont.) (@T_A = +25°C, C_{IN} = 10µF, C_O = 10µF, V_O = 1.2V, unless otherwise specified.)








Vin=3.3V, Vo=1.2V, Io=1A




Vin=3.3V, Vo=1.2V, Io=3.5A



Vin=3.3V, Vo=1.2V, Io=3A



Vin=3.3V, Vo=1.2V, Io=1A



Vin=3.3V, Vo=1.2V, Io=3.5A



Application Information

The basic PAM2327 application circuit is shown on Page 1. External component selection is determined by the load requirement, selecting L first and then C_{IN} and C_{OUT}.

Inductor Selection

For most applications, the value of the inductor will fall in the range of 1μ H to 3.3μ H. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher V_{IN} or V_{OUT} also increases the ripple current as shown in equation 3.5A reasonable starting point for setting ripple current is $\Delta I_L = 1.4A$ (40% of 3.5A).

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 (1)

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 4.2A rated inductor should be enough for most applications (3.5A + 0.7A). For better efficiency, choose a low DC-resistance inductor.

CIN and COUT Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle V_{OUT}/V_{IN} . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 required $I_{RMS} \cong I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst -case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Consult the manufacturer if there is any question.

The selection of Cout is driven by the required effective series resistance (ESR).

Typically, once the ESR requirement for C_{OUT} has been met, the RMS current rating generally far exceeds the I_{RIPPLE} (P-P) requirement. The output ripple ΔV_{OUT} is determined by:

$$\Delta V_{OUT} \approx \Delta I_L (ESR + 1/8fC_{OUT})$$

Where f = operating frequency, C_{OUT} =output capacitance and ΔI_L = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ΔI_L increases with input voltage.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Using ceramic capacitors can achieve very low output ripple and small circuit size.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Thermal Consideration

Thermal protection limits power dissipation in the PAM2327. When the junction temperature exceeds +150°C, the OTP (Over Temperature Protection) starts the thermal shutdown and turns the pass transistor off. The pass transistor resumes operation after the junction temperature drops below 120°C.

For continuous operation, the junction temperature should be maintained below 125°C. The power dissipation is defined as:

$$P_{D} = I_{O}^{2} \, \frac{V_{O} \, R_{DS(ON)H} + \left(V_{IN} - V_{O}\right) R_{DS(ON)L}}{V_{IN}} + \left(t_{SW} \, F_{S} \, I_{O} + I_{Q}\right) V_{IN}$$

IQ is the step-down converter quiescent current. The term tsw is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_D = I_O^2 R_{DS(ON)H} + I_Q V_{IN}$$



Application Information (cont.)

Thermal Consideration (cont.)

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surrounding airflow and temperature difference between junction and ambient. The maximum power dissipation can be calculated by the following formula:

$$P_D = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

Where $T_{J(MAX)}$ is the maximum allowable junction temperature 125°C.T is the ambient temperature and θ_{JA} is the thermal resistance from the junction to the ambient. Based on the standard JEDEC for a two layer thermal test board, the thermal resistance θ_{JA} of QFN2X2-12 80°C/W respectively. The maximum power dissipation at T_A = +25°C can be calculated by following formula:

$$P_D = (125^{\circ}C - 25^{\circ}C) / 80^{\circ}C/W = 1.25W$$

Setting the Output Voltage

The internal reference is 0.6V (Typical). The output voltage is calculated as below:

The output voltage is given by Table 1.

$$V_O = 0.6x \left(1 + \frac{R1}{R2}\right)$$

Table 1: Resistor selection for output voltage setting

Vo	R1	R2		
1.2V	150k	150k		
1.5V	150k	100k		
1.8V	300k	150k		
2.5V	380k	120k		
3.3V	680k	150k		

Pulse Skipping Mode (PSM) Description

When load current decreases, the peak switch current in Power-PMOS will be lower than skip current threshold and the device will enter into Pulse Skipping Mode.

In this mode, the device has two states, working state and idle state. First, the device enters into working state control led by internal error amplifier. When the feedback voltage gets higher than internal reference voltage, the device will enter into low I idle state with most of internal blocks disabled. The output voltage will be reduced by loading or leakage current. When the feedback voltage gets lower than the internal reference voltage, the convertor will start a working state again.

100% Duty Cycle Operation

As the input voltage approaches the output voltage, the converter turns the P-Channel transistor continuously on. In this mode the output voltage is equal to the input voltage minus the voltage drop across the P-Channel transistor:

$$V_{OUT} = V_{IN} - I_{LOAD} (R_{DSON} + R_L)$$

where R_{DS(ON)} = P-Channel switch ON resistance, I_{LOAD} = Output current, R_L = Inductor DC resistance.

UVLO and Soft-Start

The reference and the circuit remain reset until the V_{IN} crosses its UVLO threshold. The PAM2327 has an internal soft-start circuit that limits the in-rush current during start-up.

This prevents possible voltage drops of the input voltage and eliminates the output voltage overshoot.



Application Information (cont.)


Hiccup Mode Short Circuit Control

When the converter output is shorted or the device is overloaded,each high-side MOSFET current- limit event turns off the high-side MOSFET and turns on the low-side MOSFET. An internal counter is used to count the each current-limit event. The counter is reset after consecutive high-side MOSFETs turn on without reaching current limit. If the current- limit condition persists, the counter fills up. The control logic then stops both high-side and lowside MOSFETs and waits for a hiccup period, before attemping a new soft-start sequence. The counter bit is decided by V_{FB} voltage. If $V_{FB} \le 0.2$, the counter is 3-bit counter; if $V_{FB} > 0.2$ the counter is 6-bit counter. The typical hiccup made duty cycle is 1.7%. The hiccup mode is disable during soft-start time.

Thermal Shutdown

When the die temperature exceeds +150°C, a reset occurs and the reset remains until the temperature decrease to +120°C, at which time the circuit can be restarted.

Ordering Information



Part Number	Marking	Part Type	Standard Package
PAM2327AGPADJ	CSVXYW	QFN2x2-12	3000 Units/Tape & Reel

Marking Information



CS: Product Code

of PAM2327


V: Output Voltage X: Internal Code


Y: Year W: Week



Package Outline Dimensions (All dimensions in mm.)

QFN2x2-12






TOP VIEW

BOTTOM VIEW

NOTE:

1). ' A ' DIMENSION AS BELOW TABLE

		TSLP
	MAX.	0.800
Α	N□M.	0.750
	MIN.	0.700







IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com