



4W STEREO CLASS-D AUDIO AMPLIFIER AND CLASS-AB HEADPHONE DRIVER WITH ADJUSTABLE DC VOLUME CONTROL, NON-CLIP POWER LIMIT AND SSM

Description

The PAM8019E is a stereo 4W Class-D audio-power amplifier for driving bridged-tied speakers and includes a stereo Class-AB amplifier for driving headphones. With advanced 62 step DC volume control to minimize external components, the PAM8019E is capable of allowing simple and accurate volume control over the gain range of +20dB (Volume = 0V) to -60dB (Volume = V_{DD}).

Integrated with spread spectrum modulation (SSM) design for EMI suppression, the PAM8019E enables the use of inexpensive ferrite bead filters. The integrated non-clip power limit (PLIM) technology suppresses output automatically with programmable power limit, while improving the sound quality and helping to protect the speakers.

The PAM8019E supports speakers open short detection during startup to protect the whole audio system before normal operation starts. Protection features also include undervoltage protection, DC input protection, short-circuit protection on all audio outputs, and thermal shutdown of the entire system.

The PAM8019E is designed to be pop free for the Class-D amplifier and headphone driver under all kinds of operating conditions.

The PAM8019E is available in the power-efficient and space-saving U-QFN4040-20 and U-QFN3030-20 packages.

Features

- Operating Voltage: 2.5V to 6.0V
- 4W Stereo Class D with 88mW Class-AB Headphone Driver
- Output Power

 - $\begin{array}{l} \mbox{Class-D Amplifier THD+N = 1\%} \\ \mbox{V}_{DD} = 5V; \quad \mbox{R}_{L} = 4\Omega, \mbox{ P}_{O} = 2.41W; \mbox{ R}_{L} = 8\Omega, \mbox{ P}_{O} = 1.44W \\ \mbox{V}_{DD} = 5.8V; \mbox{ R}_{L} = 4\Omega, \mbox{ P}_{O} = 3.27W; \mbox{ R}_{L} = 8\Omega, \mbox{ P}_{O} = 1.92W \\ \end{array}$
 - Class-AB Headphone Amplifier THD+N = 1% $V_{DD} = 5V, \ R_L = 32\Omega, \ P_O = 66mW$
 - $V_{DD} = 5.8V, R_L = 32\Omega, P_O = 88mW$
- 40µVrms Noise of Class-D Amplifier at the max Gain
- 90% Efficiency at $V_{DD} = 5V$, $P_0 = 3W \times 2ch$, 4Ω Loading
- 62 Step DC Volume Control with Hysteresis from -60dB to +20dB
- Non-Clip Power Limit (NCPL) and AGC Function
- Speaker Open Short Detection During Startup
- SSM Help Easily Pass EMI with Simple FB-C
- Thermal and Overcurrent Protection with Auto-Recovery
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please <u>contact us</u> or your local Diodes representative. <u>https://www.diodes.com/quality/product-definitions/</u>

Pin Assignments



U-QFN4040-20/U-QFN3030-20

Applications

- LCD monitors and TVs
- Projectors/all-in-one computers
- Portable/active speakers
- Bone conductive headphones
- DVD players

Typical Applications Circuit



Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

1 of 22 www.diodes.com

ng 🖂 S



Pin Descriptions

Din Number	Nomo		Function
Pin Number	Name	1/0/P	Function
3	EN		Low: chip shutdown with outputs Hi-Z, High: outputs enabled
4	Bypass	0	Bias Voltage for Power Amplifier
5	RIN	I	Negative Input of Right Channel Power Amplifier
6	GND	_	Analog Ground Connection
18	P _{GND}	_	Power Ground Connection
7	L _{IN}	I	Negative Input of Left Channel Power Amplifier
8	Volume	Ι	Internal Gain Setting Input Connect to GND which set Class D and HP as the max Gain.
9	Mute	I/O	Mute Control Signal Input (High: outputs Hi-Z, Low: outputs enabled). During startup, Mute pin will set as high if speakers not good connect
10	HP/SPK	Ι	Output Mode Control Input High: Headphone Mode, Low: Speaker Mode
11	PL	I	Power limit reference voltage, see applications section for further details
12	SSM	I	Low: SSM ON, High: SSM OFF
13	V _{DD}	Р	Analog Power Supply
16	LPVDD	Р	Left Channel Power Supply
20	RPVDD	Р	Right Channel Power Supply
14	HPLout	0	Headphone — Left Channel Output
2	HPROUT	0	Headphone — Right Channel Output
15	LoutN	0	Power Amplifier — Left Channel Negative Output
17	LoutP	0	Power Amplifier — Left Channel Positive Output
19	RoutP	0	Power Amplifier — Right Channel Negative Output
1	RoutN	0	Power Amplifier — Right Channel Positive Output
Thermal PAD	GND	_	Connect to Power Ground (recommended)

Functional Block Diagram





Absolute Maximum Ratings (@TA = +25°C, unless otherwise specified.) (Note 4)

Symbol	Parameter	Rating	Unit
Vdd	Supply Voltage (Vod, LPVod, RPVod)	-0.3 to 6.5	V
VIN	Input Pin Voltage (EN, Mute, Volume, SSM, PL, HP/SPK, R _{IN} , L _{IN})	-0.3 to V _{DD}	v
TJ	Maximum Junction Temperature	+150	
Tstg	Storage Temperature Range	-65 to +150	°C
TSDR	Maximum Soldering Temperature Range, 5 Seconds	+300	

Note: 4. Stresses greater than *Absolute Maximum Ratings* specified above can cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability can be affected by exposure to absolute maximum rating conditions for extended periods of time.

ESD Ratings

Symbol	Parameter	Rating	Unit
N/	Human Body Model (HBM)	±2000	V
VESD	Charged Device Model (CDM)	±1000	V
Lotah un	Latch up (I Trigger)	±100	mA
Laten up	Latch up (Overvoltage Test)	8.4	V

Recommended Operating Conditions (@TA = +25°C, unless otherwise specified.)

Symbol	Parame	Parameter			
Vdd	Supply Voltage Range	Supply Voltage Range			
Max	Ligh Lovel Threshold Veltage	1.4 to V _{DD}	N/		
VIH	High-Level Threshold Voltage	0.85*V _{DD} to V _{DD}	V		
VIL	Low-Level Threshold Voltage	EN, Mute, SSM, HP/SPK	0 to 0.5	V	
VICM	Common-Mode Input Voltage	1 to V _{DD} - 1	V		
TA	Ambient Operation Temperature Range	-40 to + 85			
TJ	Junction Temperature Range		-40 to +125	÷۲	

Thermal Information (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Package	Typical Value	Unit
0	Thermal Registeres Innetion to Ambient	U-QFN4040-20	41	°C/W
ÐJA		U-QFN3030-20	43	°C/W
0.0	Ambient Operation Temperature Dance	U-QFN4040-20	17	°C/W
AlC	Ambient Operation Temperature Range	U-QFN3030-20	20	°C/W



Electrical Characteristics (@T_A = +25°C, V_{DD} = 5V, Gain = Max, R_L = 4 Ω , PL = 5V, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
Speaker Mod	le		1			1	
V _{DD}	Supply Voltage Range	—	2.5		6.0	V	
lq	Quiescent Current (Speaker Mode)	$V_{Mute} = 0V, V_{DD} = 5V, 4\Omega$ Load	—	6.4	12	mA	
lq	Quiescent Current (HP Mode)	$V_{Mute} = 0V, V_{DD} = 5V, 32\Omega$ Load	_	4.3	8	mA	
I _{Mute}	Mute Current (Speaker Mode)	$V_{Mute} = 5V, V_{DD} = 5V, 4\Omega$ Load	_	2.8	6	mA	
I _{Mute}	Mute Current (HP Mode)	$V_{Mute} = 5V, V_{DD} = 5V, 32\Omega$ Load	—	2.8	6	mA	
Isd	Shutdown Current	$V_{SD} = 0V, V_{DD} = 0V, 4\Omega$ Load	—	_	1	μA	
fosc	Oscillator Frequency	SSM Off	234	384	534	kHz	
Ri	Input Resistance (Speaker Mode)	Gain = 20dB	—	10	_	kΩ	
Ri	Input Resistance (HP Mode)	Gain = 3.5dB	_	44	_	kΩ	
Vos	Output Offset Voltage	No Load	_	1	25	mV	
RDS(on)	Drain-Source On-State Resistance	V _{DD} = 5.0V, Ids = 0.8A, pMOSFET	_	0.22	_	Ω	
20(0.1)		V _{DD} = 5.0V, Ids = 0.8A, nMOSFET	—	0.22	—		
TSTART UP	Startup Time from Shutdown	Bypass Capacitor, Cb = 2.2µF	—	70	200	ms	
		$V_{DD} = 5V$, f = 1kHz, R _L = 8 Ω , THD+N = 1%	—	1.44	—		
		$V_{DD} = 5V$, f = 1kHz, R _L = 8 Ω , THD+N = 10%	—	1.78	—		
		$V_{DD} = 5V$, f = 1kHz, R _L = 4 Ω , THD+N = 1%	—	2.41	—		
Po O	Output Power	$V_{DD} = 5V$, f = 1kHz, R _L = 4 Ω , PL = 0	—	2.5	—	W	
		$V_{DD} = 5V$, f = 1kHz, R _L = 4 Ω , THD+N = 10%	—	3.01	—		
		$V_{DD} = 5.8V$, f = 1kHz, R _L = 4 Ω , THD+N = 1%	—	3.27	—		
		$V_{DD} = 5.8V$, f = 1kHz, R _L = 4 Ω , PL = 0	—	3.5	—		
		$V_{DD} = 5.8V$, f = 1kHz, R _L = 4 Ω , THD+N = 10%	_	4	—		
	Total Harmonic Distortion Plus	$R_L = 8\Omega$, $P_O = 0.8W$, $f = 1kHz$	_	0.032	_	0/	
	Noise	$R_L = 4\Omega, P_O = 1.6W, f = 1kHz$	—	0.029	—	70	
PSRR	Power-Supply Ripple Rejection	Input AC-GND, f = 1kHz, V _{ripple} = 200mVpp	—	-60	_	dB	
CS	Channel Separation	$P_0 = 1W$, f = 1kHz	—	-105	_	Db	
5	Efficiency	$P_0 = 1.7W \text{ x } 2ch, f = 1kHz, R_L = 8\Omega$	—	92	_	0/	
Ц	Enciency	$P_0 = 3W \times 2ch$, f = 1kHz, $R_L = 4\Omega$	—	90	_	70	
N/c.	Naiaa	Max Gain, A-Weighting, SSM OFF	—	40	_	μV	
VN	INDISE	Max Gain, A-Weighting, SSM ON	—	48	—	μV	
SNR	Signal Noise Ratio	f = 20 to 20kHz, THD = 1%	—	-97	—	dB	
Headphone I	Mode	-					
Vos	Output Offset Voltage	No Load	—	2.5	—	V	
Po		$V_{DD} = 5V$, THD+N = 1%, RL = 32 Ω , f = 1kHz	—	66	—	m\\/	
FU		$V_{DD} = 5.8V$, THD+N = 1%, RL = 32 Ω , f = 1kHz	—	88	—	11100	
THD+N	Total Harmonic Distortion Plus Noise	$V_{DD} = 5V, R_L = 32\Omega, P_O = 50mW, f = 1kHz$	_	0.024	_	%	
PSRR	Power-Supply Ripple Rejection	Input AC-GND, f = 1kHz, V _{ripple} = 200mVpp	_	-66	—	dB	
CS	Channel Separation	$P_0 = 1W$, f = 1kHz	_	-89	—	dB	
Vn	Noise	Input AC-GND, A-Weighting	—	15	—	μV	
SNR	Signal Noise Ratio	f = 20 to 20kHz, THD = 1%	—	-98.2	_	dB	
Control Sect	ion						
	EN/Mute/SSM Input High	_	1.4	_	_	V	
Viн	HP/SPK Input High	L	0.85*∨חח	_	_	V	
Vii	EN/Mute/SSM/HP/SPK Input Low	L		_	0.5	v	
OTP	Overtemperature Protection		_	+150		°C	
ОТН				+20		°∩	
				-30		C	



Typical Performance Characteristics

Speaker Mode, Max Gain = 20dB, RL = 4 Ω , with AUX-0025 + AES-17 (20kHz) Filter



PAM8019E Document number: DS46456 Rev. 2 - 2





Speaker Mode, Max Gain = 20dB, R_L = 4 $\Omega,$ with AUX-0025 + AES-17 (20kHz) Filter

PAM8019E Document number: DS46456 Rev. 2 - 2

100

500 (Hz)

1k

2k 3k

200 300

-100 L

30 50

10k

5k

-100 L

30 50

100

2k 3k

5k

10k

500 (Hz)

1k

200 300





Speaker Mode, Max Gain = 20dB, $R_L = 4\Omega$, SSM = OFF, with AUX-0025 + AES-17 (20kHz) Filter



Power Limit



















Speaker Mode, Max Gain = 20dB, $R_L = 4\Omega$, with AUX-0025 + AES-17 (20kHz) Filter

PAM8019E Document number: DS46456 Rev. 2 - 2





Headphone Mode, Max Gain = 3.5dB, R_L = 32 Ω , with AES-17 (20kHz) Filter

PAM8019E Document number: DS46456 Rev. 2 - 2

100

500 1k Frequency (Hz)

3k 5k

50

50

2k

3k

5k

10k



Crosstalk vs. Frequency Crosstalk vs. Frequency AD AD $V_{DD} = 3.6V, P_O = 15mW$ $V_{DD} = 5V, P_O = 15mW$ -10 -10 -20 -20 -30 -30 -40 -40 -50 -50 (qB) (B) rosstalk stalk -60 -60 -70 -70 Left to Right Left to Right **Right to Left Right to Left** -80 -80 -90 -90 -100 -10 -110 -110 -120 L -120 L 10k 2k 3k 5k 10k 30 50 100 200 300 500 1k Frequency (Hz) 2k 3k 5k 100 200 300 500 1k Frequency (Hz) Crosstalk vs. Frequency PSRR vs. Frequency AD AD $V_{DD} = 5.8V, P_{O} = 15mW$ VDD = 3.6V, Vripple = 200mVpp, Input Floating -10 -20 -20 -30 -30 -40 ę Satio ((qB) Rejection stalk -60 -50 ower Sunnly -70 Left to Right **Right to Left** -80 -70 -9 -80 - 10 -90 -110 -120 -20 -100 L 20 10k 2k 30 50 100 200 300 500 1k Frequency (Hz) 2k 3k 5k 30 100 200 300 500 1k Frequency (Hz) 3k 5k 10k 50 PSRR vs. Frequency PSRR vs. Frequency AD AD VDD = 5.8V, Vripple = 200mVpp, Input Floating VDD = 5V, Vripple = 200mVpp, Input Floating -10 -10 -20 -20 -30 Ratio (dB) (qB) Satio -40 -40 ower Supply Rejection Reject -50 -50 'ower Supply -60 -70 -70

Headphone Mode, Max Gain = 3.5dB, R_L = 32 Ω , with AES-17 (20kHz) Filter

PAM8019E Document number: DS46456 Rev. 2 - 2

100

200 300

500 1k Frequency (Hz) 2k 3k 5k

-80

-90

-100 L

10k

-80

-90 -100_20

30

100

200 300

500 1k Frequency (Hz) 3k

2k

10k







PAM8019E Document number: DS46456 Rev. 2 - 2



Others, Max Gain, $R_L = 4\Omega$



PAM8019E Document number: DS46456 Rev. 2 - 2

PAM8019E



Others, Max Gain, R_L = 4Ω



PAM8019E Document number: DS46456 Rev. 2 - 2 September 2024 © 2024 Copyright Diodes Incorporated. All Rights Reserved.



Application Information

Typical Application Circuit of PAM8019E



DC Volume Control Table (DC Volume Voltage is Set as a Percentage of the VDD Voltage)

Step	SPK Gain (dB)	HP Gain (dB)	Volume L>H %V _{DD}	Volume H>L % V _{DD}	Recommend (%V _{DD})	Recommend at V _{DD} = 5V (V)	Recommend at V _{DD} = 5.8V (V)
1	19.69	3.21	0.0%	6.2%	0.0%	0.000	0.000
2	19.22	2.88	7.2%	7.6%	7.4%	0.370	0.429
3	18.77	2.56	8.6%	9.0%	8.8%	0.440	0.510
4	18.20	2.23	9.8%	10.6%	10.2%	0.510	0.592
5	17.66	1.91	11.2%	12.0%	11.6%	0.580	0.673
6	17.15	1.59	12.6%	13.4%	13.0%	0.650	0.754
7	16.65	1.28	14.0%	14.8%	14.4%	0.720	0.835
8	16.18	0.96	15.6%	16.2%	15.9%	0.795	0.922
9	15.67	0.64	17.2%	17.6%	17.4%	0.870	1.009
10	15.18	0.33	18.6%	19.0%	18.8%	0.940	1.090
11	14.71	0.01	20.0%	20.4%	20.2%	1.010	1.172
12	14.26	-0.29	21.6%	21.8%	21.7%	1.085	1.259
13	13.82	-0.64	23.0%	23.4%	23.2%	1.160	1.346
14	13.26	-0.95	24.6%	24.8%	24.7%	1.235	1.433
15	12.72	-1.24	25.8%	26.2%	26.0%	1.300	1.508
16	12.21	-1.55	27.4%	27.6%	27.5%	1.375	1.595



DC Volume Control Table (DC Volume Voltage is Set as a Percentage of the VDD Voltage) (continued)

-							
17	11.71	-1.87	28.8%	29.0%	28.9%	1.445	1.676
18	11.23	-2.19	30.2%	30.6%	30.4%	1.520	1.763
19	10.77	-2.51	31.6%	32.0%	31.8%	1.590	1.844
20	10.31	-2.83	33.2%	33.4%	33.3%	1.665	1.931
21	9.87	-3.15	34.6%	35.0%	34.8%	1.740	2.018
22	9.44	-3.48	36.0%	36.4%	36.2%	1.810	2.100
23	8.91	-3.80	37.6%	37.8%	37.7%	1.885	2.187
24	8.40	-4.13	39.0%	39.2%	39.1%	1.955	2.268
25	7.91	-4.46	40.4%	40.6%	40.5%	2.025	2.349
26	7.43	-4.80	41.8%	42.2%	42.0%	2.100	2.436
27	6.95	-5.14	43.4%	43.6%	43.5%	2.175	2.523
28	6.49	-5.49	44.8%	45.0%	44.9%	2.245	2.604
29	6.13	-5.83	46.2%	46.4%	46.3%	2.315	2.685
30	5.77	-6.18	47.6%	47.8%	47.7%	2.385	2.767
31	5.33	-6.53	49.2%	49.4%	49.3%	2.465	2.859
32	4.90	-6.89	50.6%	50.8%	50.7%	2.535	2.941
33	4.47	-7.26	52.0%	52.2%	52.1%	2.605	3.022
34	4.02	-7.63	53.4%	53.6%	53.5%	2.675	3.103
35	3.58	-8.01	55.0%	55.2%	55.1%	2.755	3.196
36	3.25	-8.39	56.4%	56.6%	56.5%	2.825	3.277
37	2.92	-8.78	57.8%	58.0%	57.9%	2.895	3.358
38	2.60	-9.18	59.2%	59.4%	59.3%	2.965	3.439
39	2.28	-9.59	60.8%	61.0%	60.9%	3.045	3.532
40	1.96	-10.01	62.2%	62.4%	62.3%	3.115	3.613
41	1.64	-10.44	63.6%	63.8%	63.7%	3.185	3.695
42	1.32	-10.88	65.0%	65.2%	65.1%	3.255	3.776
43	1.01	-11.33	66.6%	66.8%	66.7%	3.335	3.869
44	0.69	-11.80	68.0%	68.2%	68.1%	3.405	3.950
45	0.38	-12.29	69.4%	69.6%	69.5%	3.475	4.031
46	0.06	-12.78	71.0%	71.0%	71.0%	3.550	4.118
47	-0.25	-13.31	72.4%	72.4%	72.4%	3.620	4.199
48	-1.19	-13.85	73.8%	74.0%	73.9%	3.695	4.286
49	-2.14	-14.70	75.2%	75.4%	75.3%	3.765	4.367
50	-3.10	-15.62	76.6%	76.8%	76.7%	3.835	4.449
51	-5.09	-16.60	78.2%	78.2%	78.2%	3.910	4.536
52	-7.21	-17.67	79.6%	79.8%	79.7%	3.985	4.623
53	-10.82	-18.86	81.0%	81.2%	81.1%	4.055	4.704
54	-15.55	-20.20	82.4%	82.8%	82.6%	4.130	4.791
55	-20.12	-22.28	83.8%	84.4%	84.1%	4.205	4.878
56	-24.83	-24.92	85.4%	85.8%	85.6%	4.280	4.965
57	-29.55	-29.67	86.6%	87.2%	86.9%	4.345	5.040
58	-34.24	-34.42	88.0%	88.6%	88.3%	4.415	5.121
59	-39.80	-40.08	89.6%	90.0%	89.8%	4.490	5.208
60	-44.81	-45.28	91.0%	91.4%	91.2%	4.560	5.290
61	-49.23	-49.98	92.6%	92.8%	92.7%	4.635	5.377
62	-58.45	-60.72	94.0%	100.0%	100.0%	5.000	5.800



Application Information (continued)

Non-Clip Power Limit (NCPL) Function

When the output reaches the maximum power setting value, the PAM8019E NCPL circuits will regulate the gain to prevent the output waveform from clipping and help to prevent speaker damaged, while maintaining maximized audio performance. The PL pin is used to set up the NCPL function.

NCPL Function	Output Power
V _{DD} to V _{DD} x 0.45 or PL pin floating	NCPL function disabled
V _{DD} x 0.45 to V _{DD} x 0.27	Po = [[8(1/2V _{DD} -VPL)^2]/R _L] x 0.95
V _{DD} x 0.27 to GND	$P_{O} = 2.5W (V_{DD} = 5V, R_{L} = 4\Omega)$ $P_{O} = 3.5W (V_{DD} = 5.8V, R_{L} = 4\Omega)$ $P_{O} = 1.3W (V_{DD} = 5V, R_{L} = 8\Omega)$ $P_{O} = 1.8W (V_{DD} = 5.8V, R_{L} = 8\Omega)$

	Catting of The second selection	Output Devices Detines
NUP	Setting Enreshold vs	CUITOUT Power Rating

If instantaneous output power exceeds the defined PL value, the PAM8019E will trigger an attack cycle. Eventually, this begins the process for the PAM8019E's internal amplifier gain stepping down at 0.5dB steps for every attack cycle. The gain is regulated with successive attack cycles until the output power drops to the value defined by the PL pin setting

Adjusting the amplifier's closed-loop gain to control the output power can result in an extremely smooth control; it could prevent harsh sounds due to potential saturation condition. This type of control also avoids the output signal from being clipped, thus providing a much pleasant listening experience. The figure bellow illustrates PAM8019E operation under the non-clip power limit attack cycle. The attack time for power limit is set to 50µs, while release time set to 340ms.



The Attack and Release illustration for Non-Clip Power Limit Operation

Mute Operation

The Mute pin is an input to control the Class-D/HP output state of the PAM8019E. A logic low on this pin enables the outputs and logic high on this pin disables the outputs. This pin can be used to quickly disable or enable the outputs without a volume fade. The quiescent current is listed in the electrical characteristic table.

Shutdown Operation

In order to reduce power consumption while not in use, the PAM8019E is designed shutdown circuit to turn off the amplifier's bias circuit. The amplifier can be turned off when logic low is placed on the EN pin. When switching the EN pin to low level, the amplifier enters a low-consumption current status.



Application Information (continued)

Power On and Power Off Sequence

This sequence is used to provide pop-noise-minimized operation during PAM8019E's power on / off POP cycle. After V_{DD} is ready, the EN pin can be pulled high with VOLUME set to desired level. Then unmute it for pop free start up. To shut down PAM8019E, the recommended operation is to tune down VOLUME to V_{DD} and then mute the channel. After a period of time (t = 0.1sec for example), the PAM8019E can be shut down with V_{DD} ramp down. The figure bellow illustrates the power on/off sequences described.



Before the power on, make sure the speakers are good connect. If the speaker not good connects like open or short, the chip will detect and enter a protection mode, and the MUTE pin will be set as a high-level signal which can report to MCU. After the speakers good connect, restart the EN single and the chip will normally work.

Spread Spectrum Modulation (SSM)

The PAM8019E features spread spectrum modulation, which randomizes the oscillator frequency to improve EMI performance. The PAM8019E SSM design is center-spread with \pm 11% modulation. With SSM enabled, the EMI specification can be achieved with inexpensive ferrite bead filters rather than bulky low-pass LC filters at the audio output. Connect SSM pin to a voltage above V_{IH} (1.4V) to disable SSM, or below V_{IL} (0.5V) to enable it. This pin is compliant to V_{DD}.

The PAM8019E EVM passes FCC Class B standard with a ferrite bead filter using 30cm long twisted-pair wires for 4Ω speakers and operating at $V_{DD} = 5V$, $P_O = 2x2W$. Only a low-cost ferrite bead filter is required for most applications. Select the ferrite bead type and size based on the application. A 600 Ω @100MHz ferrite bead with a 1nF bypass capacitor is recommended. Put the filter close to the output pins. The figures below illustrate the radiated emissions results by PAM8019E EVB.





Application Information (continued)

Power Supply Decoupling

The PAM8019E is a high-performance CMOS audio-amplifier design that requires adequate power supply decoupling to ensure the optimized THD and PSRR performance. The power supply decoupling also prevents oscillation as caused by long leads between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. A good low-equivalent-series-resistance (ESR) ceramic-capacitor (typically 0.1μ F) is recommended to be placed as close as possible to the V_{DD} pin. It could assist to filter out the higher frequency transients, spikes or digital hash on the line. To filter out lower-frequency noise signals, a large capacitor (typical 10µF or greater) should be placed near the audio amplifier. When design PAM8019E system board, adding an electrolytic-capacitor (such as 220µF) can help maintaining a stable power supply voltage.

Make sure the power supply capacitor be placed after the via which should be close to the pin terminal and the same layer with the PAM8019E.

Input Capacitor (Ci)

It is desirable to use a large input capacitor but in applications where the speaker lacks the ability to reproduce signals below 100Hz to 150Hz, it is feasible to minimize Ci without affecting overall system performance. The input capacitor (Ci) and input resistance (Ri) of the amplifier could form a high-pass filter with the corner frequency as determined by equation below:

 $Fc = 1/2\pi Ri \times Ci$

Considering the system cost and board/component size, the click and pop performance is usually affected by the size of the input coupling capacitor Ci. A larger in/out coupling capacitor requires more charge to reach its quiescent DC voltage (normally 1/2 V_{DD}). This charge comes from the internal circuit via the feedback and is apt to create pops upon device enabling. Minimizing the capacitor size based on necessary low frequency response, turn on pop can be minimized. A ceramic input capacitor (Ci) of 0.1µF is recommended for the best click and pop performance.

In most applications, the output of the previous stage usually delta-sigma modulation. To reduce the noise of the previous stage, a first-order RC filter is typically added between the two chips to filter out noise. The first-order RC low-pass filter's purpose is to filter out the noise from the higher frequencies outside the signal band that the delta-sigma modulator has done using noise shaping. Typical RC values are $R = 560\Omega$ and C = 10nF, with a cutoff frequency of 28.4kHz.

Bypass Capacitor (CBYP)

Bypass Capacitor (C_{BYP}) is the most critical capacitor and serves several important functions for any sound quality critical design. During startup or recovery stage from shutdown mode, the C_{BYP} determines the rate at which the amplifier starts up. The second function is to reduce noise as produced by the power supply by output signal coupling. Such noise will potentially impact the internal analog reference to the amplifier and appears with degraded PSRR and THD+N.

A ceramic bypass capacitor (C_{BYP}) of 2.2µF is recommended for the best THD and noise performance. Increasing the bypass capacitor reduces clicking and popping noise from power on/off and when entering and exiting the shutdown mode.



Ordering Information



Ordereble Dort Number	Baakaga Cada	Deskans	Packing		
Orderable Part Number	Package Code	Раскаде	Qty.	Carrier	
PAM8019EFS-7	FS	U-QFN3030-20	1500	7" Tape & Reel	
PAM8019EFH-13	FH	U-QFN4040-20	3000	13" Tape & Reel	

U-QFN4040-20/U-QFN3030-20

Marking Information

(Top View) ● ○::: P8019E YYWWXX

Logo :) | | Marking : P8019E YY : Year : 24, 25, 26~ WW : Week : 01~52; 52 represents 52 and 53 week XX : Internal Code



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.





	U-QFN4040-20						
Dim Min Max Typ							
Α	0.55	0.65	0.60				
A1	0	0.05	0.02				
A3	-	-	0.15				
b	0.20	0.30	0.25				
D	3.95	4.05	4.00				
D2	2.40	2.60	2.50				
E	3.95	4.05	4.00				
E2	2.40	2.60	2.50				
е	C	.50 BS	0				
L	0.35	0.45	0.40				
Z	-	-	0.875				
All	Dimens	ions in	mm				

U-QFN3030-20



U-QFN3030-20				
Dim	Min	Max	Тур	
Α	0.57	0.63	0.60	
A1	0.00	0.05	0.02	
A3	-	-	0.15	
b	0.16	0.26	0.21	
D	2.95	3.05	3.00	
D2	1.70	1.90	1.80	
Е	2.95	3.05	3.00	
E2	1.70	1.90	1.80	
е	-	-	0.40	
L	0.30	0.40	0.35	
z	-	-	0.595	
All Dimensions in mm				



Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

U-QFN4040-20



Dimensions	Value	
	(in mm)	
С	0.500	
Х	0.350	
X1	0.600	
X2	2.500	
X3	4.300	
Y	0.600	
Y1	0.350	
Y2	2.500	
Y3	4.300	

U-QFN3030-20



Mechanical Data

U-QFN4040-20

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish NiPdAu, Solderable per J-STD-002, Test B1 @4
- Weight: 0.029 grams (Approximate)

U-QFN3030-20

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish NiPdAu, Solderable per J-STD-002, Test B1 (4)
- Weight: 0.016 grams (Approximate)

Dimensions	Value (in mm)
С	0.400
Х	0.250
X1	1.900
X2	3.300
Y	0.550
Y1	1.900
Y2	3.300



IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

Diodes' products are provided subject Diodes' Standard Terms and Conditions of to Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com