

## 3.3V, 1-port, SATA2 i/m ReDriver™ with Analog/Digital Configuration

### Features

- SATA2 i, m; external SATA2
- Two 3.0Gbps differential signal pairs
- Independent Digital Output Emphasis Control
- 100-Ohm Differential CML I/O's
- Input signal level detect and squelch for each channel
- OOB Support
- Enhanced Mode Features:
  - Adjustable Receiver Equalization
  - Independent Analog Output Emphasis Control
- High impedance I/O termination in standby mode
- Low Power Operation: 300mW typical
- Auto-Slumber Mode: 33mW typical
- Power down Stand-by Mode: 0.1mW
- Supply Voltage: 3.3V ±10%
- Packaging: 20-TQFN (4x4mm)

### Description


Pericom Semiconductor's PI3EQX4951ST is a low power, signal ReDriver™. The device provides programmable equalization, to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference. PI3EQX4951ST supports two 100-Ohm Differential CML data I/O's between the Protocol ASIC to a switch fabric, across a backplane, or to extend the signals across other distant data pathways on the user's platform.

The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver.


A low-level input signal detection and output squelch function is provided for each channel. Each channel operates fully independently. When the channels are enabled (EN=1) and operating, that channels input signal level (on xI+/-) determines whether the output is active. If the input signal level of the channel falls below the active threshold level (Vth-) then the outputs are driven to the common mode voltage.

In addition to signal conditioning, when EN = 0, the device enters a low power standby mode.

### Block Diagram



### Pin Diagram (Top Side View)



### Pin Description

Standard Mode Pin #	Enhanced Mode Pin #	Pin Name	Type	Description
9	19	A_EM	Input	Output emphasis adjustment for channel A. When in Standard Mode (MODE= 0) digital control is enabled, and a 150K-Ohm pull-up resistor is enabled on A_EM. When in Enhanced Mode (MODE= 1) analog resistive adjustment of emphasis is enabled. Refer to Configuration Tables and System Implementation diagrams for design guidelines.
—	18	A_EQ	Input	Channel A Equalization adjustment is active only in Enhanced Mode (MODE = 1). With internal 150K-Ohm pull-up to V <sub>DD</sub> . Refer to Enhanced Mode Configuration Table and System Implementation diagram for design guidelines.
1 2	1 2	AI+ AI-	Input	CML input forward channel A with internal 50-Ohm pull-up resistors connected to VBIAS (100-Ohm differential).
15 14	15 14	AO+ AO-	Output	CML output channel A with internal 50-Ohm pull-up resistors connected to VBIAS (100-Ohm differential).
8	9	B_EM	Input	Output emphasis adjustment for channel B. When in Standard Mode (MODE= 0) digital control is enabled, and a 100-Ohm pull-up resistor is enabled on A_EM. When in Enhanced Mode (MODE= 1) analog resistive adjustment of emphasis is enabled. Refer to Configuration Tables and System Implementation diagrams for design guidelines.
—	8	B_EQ	Input	Channel A Equalization adjustment, is active only in Enhanced Mode (MODE = 1). With internal 150K-Ohm pull-up to V <sub>DD</sub> . Refer to Enhanced Mode Configuration Table and System Implementation diagram for design guidelines.
11 12	11 12	BI+ BI-	Input	CML input return channel B with internal 50-Ohm pull-up, resistor connected to VBIAS (100-Ohm differential).
5 4	5 4	BO+ BO-	Output	Positive CML output channel B with internal 50-Ohm pull-up resistor connected to VBIAS (100-Ohm differential).
7	7	EN	Input	Chip Enable "High" provides normal operation. "Low" for power down mode. With internal 150K-Ohm pull-up resistor.
18, 19, Center Pad	Center Pad	GND	GND	Supply ground.
10, 20	10, 20	V <sub>DD</sub>	Power	3.3V supply voltage ± 10%
17	17	MODE	Input	MODE selects Enhanced Mode operation and pin function when high. When MODE is low, Standard Mode operation is selected. With 150K-Ohm pull-up resistor to V <sub>DD</sub> . See Configuration tables for use information.
3, 6, 13, 16	3, 6, 13, 16	NC	—	No internal connection

**Configuration Table** (Standard Mode)

EN	MODE	B_EM <sup>(1)</sup>	A_EM <sup>(1)</sup>	Output B Emphasis	Output A Emphasis
0	X	X	X	Disable	Disable
1	0	0	0	0dB	0dB
1	0	0	1	0dB	3.0dB
1	0	1	0	3.0dB	0dB
1	0	1	1	3.0dB	3.0dB

**Note:**

1. Refer to Standard Mode Implementation Diagram
2. In Standard Mode, input equalization is fixed at 2.5dB @1.5GHz (3.0Gbps)

**Configuration Table** (Enhanced Mode)

EN	MODE	x_EQ	Input X Equalization	x_EM	Output X Emphasis	Function
0	X	X	n/a	X	n/a	Chip Power Down
1	1	0	2.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (1)	Low input equalization
1	1	1	6.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (1)	High input equalization

**Note:**

1. Refer to Enhanced Mode Implementation Diagram

**DISCONTINUED - PLEASE  
USE PI3EQX6741ST**



**PI3EQX4951ST**  
3.3V, 1-Port, SATA2 i/m ReDriver™ with Analog/Digital Configuration

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....	-65°C to +150°C
Supply Voltage to Ground Potential.....	-0.5V to +4.6V
DC SIG Voltage .....	-0.5V to V <sub>DD</sub> +0.5V
Current Output .....	-25mA to +25mA
Power Dissipation Continuous .....	500mW
Operating Temperature .....	0 to +70°C
ESD, Human Body Model.....	-8kV to +8kV

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## AC/DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V <sub>DD</sub>	Power Supply Voltage		3.0		3.6	V
P <sub>STANDBY</sub>	Supply Power, Standby	EN = 0			0.10	mW
P <sub>SLUMBER</sub>	Supply Power, Slumber			33	54	
P <sub>ACTIVE</sub>	Supply Power, Active	EN = 1 DIFFP-P ≥ V <sub>TH-SD</sub>			350	
I <sub>DD-STANDBY</sub>	Supply Current Standby	EN = 0			0.030	mA
I <sub>DD-SLUMBER</sub>	Supply Current Slumber				15	
I <sub>DD-ACTIVE</sub>	Supply Current Active	EN = 1, V <sub>RX-DIFFP-p</sub> ≥ V <sub>TH-SD</sub>			95	
t <sub>PD</sub>	Latency	From input to output		1.5		ns
<b>CML Receiver Input</b>						
Z <sub>RX-DC</sub>	DC Input Impedance		40	50	60	Ohm
Z <sub>RX-DIFF-DC</sub>	DC Differential Input Impedance		80	100	120	
V <sub>RX-DIFFP-p</sub>	Differential Input Peak-to-peak Voltage		0.2		0.7	V
V <sub>RX-CM-ACP</sub>	AC Peak Common Mode Input Voltage				150	mV
V <sub>TH-SD</sub>	Signal detect Threshold	EN = 1	50		200 <sup>(2)</sup>	mVppd
RL <sub>dd11_RX</sub>	RX differential mode return loss	75MHz-300MHz	18			dB
		300MHz-600MHz	14			
		600MHz-1.2GHz	10			
		1.2GHz-2.4GHz	8			
		2.4GHz-3.0GHz	3			
		3.0 GHz-5.0GHz	1			

(continued)

**Note:**

- Typical values are at V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 25°C ambient and maximum loading.
- Using Compliance test at 1.5Gbps and 3Gbps. Also using OOB (OOB is formed by ALIGNp primitive or D24.3) test patterns at 1.5Gbps. The ALIGN primitive (K28.5+D10.2+D27.3 = 0011111010+0101010101+0010011100). The D24.3 = 00110011001100110011

**AC/DC Electrical Characteristics** (continued)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
RL <sub>cc11_RX</sub>	RX common mode return loss	150MHz – 300MHz	5			dB
		300MHz – 600MHz	5			
		600MHz – 1.2GHz	2			
		1.2GHz – 2.4GHz	2			
		2.4GHz – 3.0GHz	1			
		3.0GHz – 5.0GHz	1			
RL <sub>dc11_RX</sub>	RX impedance balance	150MHz – 300MHz	30			dB
		300MHz – 600MHz	30			
		600MHz – 1.2GHz	20			
		1.2GHz – 2.4GHz	10			
		2.4GHz – 3.0GHz	4			
		3.0GHz – 5.0GHz	4			
<b>Equalization</b>						
T <sub>J</sub>	Total Jitter	Measured at 3Gbps/500			0.37	UI
D <sub>J</sub>	Deterministic Jitter	Measured at 3Gbps/500			0.19	UI
CML Transmitter Output (100Ω differential) <sup>1</sup>						
Z <sub>TX-DIFF-DC</sub>	DC Differential TX Impedance		80	100	120	Ohm
V <sub>TX-DIFFp-p</sub>	Differential Peak-to-peak Output Voltage	$V_{TX-DIFFp-p} = 2 *  V_{TX-D+} - V_{TX-D-} $	450		600	mV
V <sub>TX-C</sub>	Common-Mode Voltage	$ V_{TX-D+} + V_{TX-D-} /2$	1		1.5	V
t <sub>F</sub> , t <sub>R</sub>	Transition Time	20% to 80% <sup>(1)</sup>	50		150	ps
t <sub>F-tR</sub>	Mis-match Transition Time	3G only; HFTP, MFTP			20	%
V <sub>amp_bal</sub>	TX amplitude imbalance	3G only; HFTP, MFTP			10	%
T <sub>skew</sub>	TX differential skew	1.5G and 3G; HFTP, MFTP			20	ps
V <sub>cm_ac</sub>	TX AC common mode voltage	3G only; MFTP			50	mVpp
V <sub>cmOOB</sub>	OOB common mode delta voltage				50	mV
V <sub>diffOOB</sub>	OOB differential delta voltage				25	mV
V <sub>TX-Pre-Ratio-max</sub>	Max TX Pre-emphasis Level				6	dB

(continued)

**AC/DC Electrical Characteristics** (continued)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
RL <sub>dd11_TX</sub>	TX differential mode return loss	150MHz – 300MHz	14			dB
		300MHz – 600MHz	8			
		600MHz – 1.2GHz	6			
		1.2GHz – 2.4GHz	6			
		2.4GHz – 3.0GHz	3			
		3.0 GHz – 5.0GHz	1			
RL <sub>cc11_TX</sub>	TX common mode return loss	150MHz – 300MHz	5			dB
		300MHz – 600MHz	5			
		600MHz – 1.2GHz	2			
		1.2GHz – 2.4GHz	2			
		2.4GHz – 3.0GHz	1			
		3.0 GHz – 5.0GHz	1			
RL <sub>dc11_TX</sub>	TX impedance balance	150MHz – 300MHz	30			dB
		300MHz – 600MHz	20			
		600MHz – 1.2GHz	10			
		1.2GHz – 2.4GHz	10			
		2.4GHz – 3.0GHz	4			
		3.0 GHz – 5.0GHz	4			
<b>LVC MOS Control Pins</b>						
V <sub>IH</sub>	Input High Voltage		0.65 × V <sub>DD</sub>			V
V <sub>IL</sub>	Input Low Voltage				0.35 × V <sub>DD</sub>	
I <sub>IH</sub>	Input High Current				100	μA
I <sub>IL</sub>	Input Low Current				100	

**Note:**


1. Recommended output coupling capacitor is 4.7nF to 12nF (on each output)

**DISCONTINUED - PLEASE  
USE PI3EQX6741ST**




**3.3V, 1-Port, SATA2 i/m ReDriver™ with Analog/Digital Configuration**


**PI3EQX4951ST**




**Definition of Differential Voltage  
and Differential Voltage Peak-to-Peak**



**Definition of Pre-emphasis**



**Test Condition Referenced in the Electrical Characteristic Table**




**Standard Mode Implementation Diagram**


**DISCONTINUED - PLEASE  
USE PI3EQX6741ST**



**PI3EQX4951ST**  
3.3V, 1-Port, SATA2 i/m ReDriver™ with Analog/Digital Configuration



**Enhanced Mode Implementation Diagram**




**Application Schematic**

DISCONTINUED - PLEASE  
USE PI3EQX6741ST



**PI3EQX4951ST**  
3.3V, 1-Port, SATA2 i/m ReDriver™ with Analog/Digital Configuration

**Packaging Mechanical: 20-contact TQFN (ZD)**



08-0456

For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

**Ordering Information**

Ordering Number	Package Code	Package Description
PI3EQX4951STZDE	ZD	Pb-Free and Green 20-contact TQFN (4x4mm)

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free and Green
- X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • [www.pericom.com](http://www.pericom.com)