



ZLPM8010

SET-TOP BOX SERIES SINGLE LNB CONTROLLER AND POWER SUPPLY IC

Summary

The ZLPM8010 is a power management and control solution for satellite set-top boxes (STBs). Based on an efficient boost converter the ZLPM8010 provides the power supply and all the control signals required by a single port satellite Low Noise Block (LNB). The ZLPM8010 includes an accurate 22kHz tone generator to provide DiSEqC™ control words or continuous tone for band switching control. To provide a reliable DiSEqC 2.0 solution the IC includes a DiSEqC detector with unwanted signal rejection. Controlled by an I²C compatible interface or logic inputs and with the minimal external components the ZLPM8010 provides a high performing, efficient cost efficient solution.


Features

- High system efficiency with standby mode
- Efficient boost converter and LDO providing an accurate adjustable power supply for LNBs
- Provides a protected output of up to 750mA
 - Programmable current limit for system flexibility
- Designed for stability with low power LNBs
- Provides standard voltage / tone and DiSEqC control signals and allows for regional variations such as Japan.
 - Internal tone generator for DiSEqC control and traditional band switching
 - Tone maintains shape across all load conditions
- Internal reliable tone detector for DiSEqC 2.0 systems
- Controlled by I²C interface or independent logic control
- Built in multiple diagnostics and protection for IC and LNB protection
- Minimal external components for a simple, reliable and cost effective solution
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Applications

- Single tuner Satellite Set-top boxes
 - High current LNBs
 - Stability with minimal current LNBs
- Satellite PC Cards
- · TVs with integrated satellite tuners
- Hybrid Set-top boxes
- Suitable for Digital and Analog satellite systems

System Diagram



Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



ZLPM8010

Product Description

The ZLPM8010 range provides a highly integrated monolithic power management solution to meet the demands of satellite receiver Low Noise Blocks (LNBs). Its internal circuit blocks include an efficient boost converter, a low noise LDO regulator, a tone generator and modulator, a tone detector, an I²C interface and a logic controller. Most internal circuits are powered by an internal 3.3V regulator. A block diagram of the ZLPM8010 is shown in Figure 1.

Boost Converter and LNB Power Supply

The boost converter is used to generate a user trimable 13V/18V LNB supply using a standard STB power rail of 12V. The operating frequency of this switching converter is user controlled over the range 100kHz to 500kHz. The frequency is selected using an external capacitor wired to pin Fosc. The ZLPM8010 uses internal frequency compensation to maintain the loop stability of the switching regulator. This highly efficient converter includes over-voltage and over-current protection.

The boost converter supplies a low noise, low voltage drop linear regulator used for tone modulation and LNB isolation as part of STB power saving strategies. The LDOR also provides line open-circuit, line short circuit, soft start and current limiting systems. The boost converter/LDOR combination can supply a continuous LNB load of up to 750mA. The LNB supply V_{OUT} is programmable to allow the user to provide cable length compensation, specialist markets or to search for the voltage threshold level of the LNB.

The slew rate of V_{OUT} is programmable via capacitor CS. This capacitor is not required for stability reasons so it can be omitted.

The V_{OUT} output of the ZLPM8010 can be shut down either using the EN pin or the I²C Enable control bit (both must be low to disable the IC). In this state, the IC adopts a low current Stand-By mode where all non-essential circuits are shut down.

22kHz / Tone Generation

The ZLPM8010 includes a 22kHz tone generator that can be used for LNB band switching or DiSEqC signalling. The tone frequency is user adjustable over the range 12kHz to 50kHz, set by a capacitor-resistor network connected to pin Tosc. Alternately, the RC network can be omitted and an external tone source can be applied via the Tosc pin instead. Tone on/off is controlled using the I²C or an independent logic pin Ten. When the tone generator is enabled the tone generated is modulated on the DC output of the LDOR via the pin V_{OUT}.

22kHz Detection

To support DiSEqC_2 return signalling, the ZLPM8010 includes an envelope detector for remote tone sources on the LNB line. The internal tone detector uses pin T_{DET}/T_{OUT} as its input and provides an envelope output signal on pin Tdout and in the I²C status register Tdet flag. To allow simple and reliable implementation the detector has been designed so that no external filtering is required whilst still providing a tone detector which rejects a wide range of unwanted signals.

Internal 3.3V Supply Availability

An internal 3.3V regulated supply is made available on the Creg pin to be utilised by other systems within the set-top box. Care should be taken that any load applied here should not exceed the limit quoted in the Specifications table and also that the total power dissipation limit of the ZLPM8010 is also observed.

System Control and Features Using I2C

To minimise STB micro-controller IO pin requirements, I^2C is used as the primary control interface for the ZLPM8010, providing bi-directional information exchange containing a range of control signals, DiSEqC data and diagnostics. ZLPM8010 features controlled via the I^2C bus include output enable, polarisation (13V/18V selection), standard (13V/18V) or Japanese market (10.75V/14.75V) voltage control range selection, output voltage trim covering the range of 10.25V to 19.5V in 0.25V steps, V_{OUT} rise and fall time, tone on and current limit adjustment. Diagnostic information available includes over-temperature shutdown, over-current shutdown, output not-in regulation, short on V_{OUT} line, remote tone present and under-voltage lockout. The active I^2C address of the IC is user selected from one of four possible addresses, allowing re-use of the I^2C bus without address conflicts and hence further minimising micro-controller IO requirements.

To allow for implementation of none I^2C systems with the ZLPM8010, its I^2C registers are set to default values on start up to allow its logic control pins to take priority.

System Control Using Logic

To further increase STB system design flexibility, key features of the ZLPM8010 can be controlled by direct inputs if required (i.e. without the use of the I²C bus). Direct control is available for Output Enable, Polarisation (using default voltages of 13.25V/18.25V) and Tone Enable. For diagnostic purposes, the device includes a status indication output STS/INT pin, which can be used to initiate an interrupt on the host microcontroller to request attention or fault recovery. The direct logic control allows the ZLPM8010 to support low cost STB designs that do not require I²C bus features.

If the logic control pins are not required they should be connected to ground to avoid interference with I2C control.



ZLPM8010

Protection and Diagnostics

The ZLPM8010 provides a wide range of system protection and diagnostic features. These include Over Current Limit, Line Short Circuit, Line Open Circuit, Over Temperature Shutdown and Under Voltage alerts.

Current Limit

A user defined low power resistor (Riset) sets the maximum current limit for the LNB port, adjustable over the range 300mA to 750mA. This control provides two levels of over-current protection for the V_{OUT} port. If load current reaches the defined current limit, V_{OUT} is controlled (allowed to fall) to ensure that the current limit is not exceeded, the Out Of Regulation flag is set in the I^2C status register and an internal timer is started. If the over-load persists for longer than 65ms, the STS/INT pin is set low, the Over-Current flag in the I^2C status register is set and the port is permanently disabled. The port can re-enabled by re-starting the (V_{IN}) power supply or by clearing then re-enabling the Enable logic control pin or I^2C Enable control bit, once the fault condition has been resolved.

There are also two secondary current limits which can be set by the I²C control registers. These can be used by the STB controlling firmware to reduce output current capability for certain applications (see I²C control register definition section).

Enable Sequence

Each time the ZLPM8010 is enabled, the IC performs a Shorted Line test by a sourcing a small current (10mA typical) to determine the V_{OUT} pin load resistance. If a short is detected, the Short on V_{OUT} line flag in the I²C status register is set. If no short-circuit is detected, the IC then initiates a Soft-Start sequence where the programmed V_{OUT} pin output voltage is applied using a controlled ramp-up time.

Line Check

At any time the IC is enabled, it can perform a Line Open Circuit test. To activate this test, the Nlnb bit in the I²C control register should be set. When set, the IC outputs a V_{OUT} target voltage of 22V, current limited to 5mA. If a load greater than 5mA is present (indicating an LNB is connected), the Output Not In Regulation flag will remain clear. If no load is present (indicating an open line), the flag will be set. Once the test has established the load status, the No LNB control bit can be cleared and normal operation resumed.

Over Temperature Protection

To enhance system reliability, the ZLPM8010 includes an Over-Temperature Shutdown circuit which is set internally at a typical junction temperature of +150°C. Under this fault condition, the V_{OUT} output will be disabled, the STS/INT pin will be set low and the Over-Temperature flag in the I^2 C status register will be set. Once the die temperature falls back within acceptable operational limits, the V_{OUT} output can be re-enabled and the STS/INT and I^2 C status register Over-Temperature flags cleared by toggling either the EN control logic pin or I^2 C EN bit.


Power Up Sequence

Each time the ZLPM8010 is powered up, all internal functions of the IC are inhibited by an Under Voltage Lockout circuit until the voltage on the V_{IN} pin exceeds 8.5V. Once V_{IN} is above this level, the internal control registers of the ZLPM8010 are set to default levels. The STS/INT pin is set low to mark an Under Voltage event and to request microcontroller attention. The V_{OUT} output will be in a disabled state regardless of the EN logic control input state. The STS/INT flag can be cleared by toggling any of the logic control pins (EN, V_{POL} , TEN), by reading the I^2 C status register, or by toggling the I^2 C EN control bit. The ZLPM8010 can be enabled by setting the EN logic control pin or I^2 C EN control bit high.

This power-up sequence ensures that the IC will not give spurious outputs during power-up.



Pin Assignments



Pin Description

Pin	Pin Name	Function
16	V_{IN}	Input Supply
18	GND	Signal Gnd
14	PGND	Power GND
13	SW	Internal boost converter MOSFET drain
12	V _{BOOST}	Boost converter output voltage sense
11	Vout	Linear regulator output to LNB
9	CS	Capacitor setting V _{OUT} slew-rate
17	C_REG	Bypass capacitor for internal 3.3V supply regulator
20	Fosc	Capacitor setting boost converter operating frequency
19	I _{SET}	Current limit setting resistor
4	T _{EN}	Enable tone modulation of V _{OUT} output
10	T _{DET} /T _{OUT}	Tone detect input and Tone signal output for DiSEqC_2 control signals
15	T _{DOUT}	Tone detect envelope output
1	Tosc	R/C network setting tone oscillator frequency or External tone input
3	V _{POL}	Selects 13.25V or 18.25V output at Vout
6	STS/INT	Status pin (or host interrupt signal output) used to indicate alert status or
	EN	request the host microcontroller to read its status register.
2	EN	V _{OUT} enable pin
7	SDA	12C data line
8	SCL	I2C clock line
5	ADD	Resistor selecting active I2C address
PAD	PAD	Ground / Heatsink (internally connected to Gnd)



Functional Diagram

The functional diagram below in figure 1 shows the internal architecture of the ZLPM8010 and the recommended applications circuit for a DiSEqC 2 system.




Figure 1. ZLPM8010 Functional Diagram and Application Circuit for a DiSEqC 2 System

	Compor	nent List	
Name	Value	Name	Value
R _{TOSC} (Note 5)	60k	C5	330nF
R _{ISET}	100k for 750mA see I _{SET} chart for other values	C6 (Note 4)	220nF
R1 (Note 4)	15Ω	C _{VIN}	1μF
R2 (Note 4)	1.8Ω	L1	6.8μH, 3A I_sat, 60mΩ
CREG	2.2µF Ceramic	L2	2.2μH, 1A I_sat, 27mΩ
CFOSC	47pF	L3 (Note 4)	220μH, 1A I_sat, 100mΩ
C _{TOSC} (Note 5)	500pF	D1	B130L
CS	1nF	D2 (Note 4)	B130L
C1 (Note 6)	100nF Ceramic	D3	ES1A
C2	2.2µF	D4 (Note 4)	ES1A
C3 (Note 6)	100nF Ceramic	ZD1	3.0SMCJ20A
C4	22μF	_	_

Notes:

- 4. Can be omitted for DiSEqC 1.x based systems.
- 5. Can be omitted if an external tone source is used.
- 6. Optional can be omitted if C2 and C4 are ceramic capacitors.



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage (V _{IN})	-0.3 to +20	V
Vout, VBOOST, CS, TDET/TOUT	-0.3 to +40	V
SW	-0.3 to +26	V
T _{OSC} , ADD, T _{DOUT} , I _{SET} , F _{OSC} , C _{REG}	-0.3 to +3.6	V
EN, V _{POL} , T _{EN} . STS/INT, SDA, SCL	-0.3 to +5.5	V
Maximum V _{OUT} Load Current	1	А
Operating Temperature	-20 to +85	°C
Storage Temperature	-55 to +150	°C
Junction Temperature	+125	°C

Electrical Characteristics (T_{AMB} = +25°C, Supply Voltage = 12V, I_{OUT} = 80mA, unless otherwise specified.)

Parameter	Conditions	Min	Тур	Max	Unit
Supply Voltage Operating Range	(Note 7)	9	12	16	V
V _{IN} Current (Ena.)	I _{OUT} = 0mA, En = 3.3V, Boost inductor disconnected	1	3.5	_	mA
System Current (Ena.)	I _{OUT} = 0mA, En = 3.3V		6	1	mA
System Current (Disab.)	En = 0V, I _{CREG} = 0		600	1000	μΑ
UVL Threshold	Supply voltage rising	7.5	8.0	8.5	V
UVL Hysteresis	_		0.29	_	V
Switching Freq.					
Range	_	100	_	500	kHz
Frequency	C _{FOSC} = 47pF	200	300	370	kHz
Power Switch (SW)					
On Resistance	$I_{SW} = 500 \text{mA}$	_	270	600	mΩ
Current Limit	7,0,11	_	3	4	Α
Leakage (Off)	En = 0V, V _{SW} = 20V	_	10	20	μΑ
V _{OUT}					
Output Voltage Low (Std)	Test Circuit Figure 1, I _{LOAD} = 700mA, V _{POL} = 0V	12.75	13.25	13.75	V
Output Voltage High (Std)	Test Circuit Figure 1, I _{LOAD} = 700mA, V _{POL} = 3.3V	17.75	18.25	18.75	V
Output range Low (Std)	_	12.75	_	14.5	V
Output range High (Std)		17.75	_	19.5	٧
Output Voltage Low (LR)	Test Circuit Figure 1, I _{LOAD} = 700mA, V _{POL} = 0V	10.25	10.75	11.25	V
Output Voltage High (LR)	Test Circuit Figure 1, I _{LOAD} = 700mA, V _{POL} = 3.3V	14.25	14.75	15.25	V
Output range Low (LR)	_	10.25	_	12.0	V
Output range High (LR)		14.25	_	16.0	V

Note: 7. V_{SUPPLY} – 1.5V should not exceed V_{OUT} under normal operating conditions.



ZLPM8010

Electrical Characteristics (continued) (T_{AMB} = +25°C, Supply Voltage = 12V, I_{OUT} = 80mA, unless otherwise specified.)

Parameter	Conditions	Min	Тур	Max	Unit
V _{STEP}	Set by I ² C		0.25		V
Output rise time	From 13.25 to 18.25V, C _S = 1nF		500		μs
Output fall time	From 18.25 to 13.25V, Total C_{OUT} < 1 μF	1	500	_	μs
Output Current	V _{OUT} active (Note 8)	0	_	750	mA
Output Ripple	Test Circuit , I _{LOAD} = 700mA, V _{POL} = 3.3V	1	10	_	mV
dV_{OUT} / dV_{IN}	1	1	0.5	5	mV/V
dV _{OUT} / dll	1	_		350	mV/A
dV _{OUT} / dT	1	_	50		ppm/°C
DiSEqC Network Bypass Sw	itch				
On-Resistance	Tone output enabled		1.5	_	Ω
Off-Resistance	Tone output disabled		>100	_	kΩ
Blocking Voltage	Tone output disabled, I _{TDET/TOUT} = 1mA		+/-0.5		V
Startup		V			
Soft start	Standard applications circuit		1.3		ms
Short circuit detect	(Note 8)	_	20		Ω
Tone Generator					
Tone frequency	$C_{TOSC} = 500pF, R_{TOSC} = 60k$	20	22	24	kHz
Tone amplitude pk-pk	V _{OUT} load capacitance < 500nF	400	600	800	mV
Tone duty cycle	_	45	50	55	%
Tone rise and fall times	V _{OUT} load capacitance < 500nF Trf = 0	5.0	7.5	15.0	μs
Tone rise and fall times	V _{OUT} load capacitance < 500nF Trf = 1	2.5	5	7.5	μs
Tone start up	Tone frequency = 22kHz	0	22	50	μs
Tone shut down	Tone frequency = 22kHz	0	22	50	μs
Tosc Input frequency rng.	3.3V logic signal, 50% duty cycle	12	_	50	kHz
Tone Detector					
Frequency range	_ (/) _ /	18	22	26	kHz
AC Thresh	22kHz square-wave input	100	140	200	mVp/p
Switching Delay	T _{DOUT} outputs	_	100	150	μs
Switching Delay (dTr/Tf)	400mVp/p 22kHz square-wave input	_	25	50	μs
Voltage High	IT _{DOUT} ⇒ -500μA, Valid tone input present	3.0	3.3	3.6	V
Voltage Low	$IT_{DOUT} = 500\mu A$, No tone input	0	0.05	0.5	V

Note: 8. The V_{OUT} supply will not start-up if the load resistance is less than target stated (start-up only).



ZLPM8010


Electrical Characteristics (continued) (T_{AMB} = +25°C, Supply Voltage = 12V, I_{OUT} = 80mA, unless otherwise specified.)


Parameter	Conditions	Min	Тур	Max	Unit
I ² C Interface					
Input voltage low	_	_	_	0.94	V
Input voltage high	_	2.4	_	5.5	V
Input current (SCL / SDA)	Input voltage = 0 to +5.5V	-10	_	+10	μΑ
SDA logic out	$I_{SDA} = 3mA$	_	_	0.4	V
SCL clock frequency	_	_	_	400	kHz
Logic Control					
Enable Low		0	-	0.8	V
Enable High	_	2.4		5.5	V
V _{POL} Low	Selects 13.25V on V _{OUT}	0	(-/	0.8	V
V _{POL} High	Selects 18.25V on V _{OUT}	2.4	×	5.5	V
Tenable inactive	_	0	_	0.8	V
Tenable active	_	2.4	- 1	5.5	V
Input current (All)	Input voltage = 0 to 5.5V	-10		+10	μΑ
Internal Regulator (C _{REG})					
Output Current Range	_	0	_	50	mA
Current Limit	$V_{CREG} = 0V$	50	95	115	mA
Output Voltage	_	3.135	3.300	3.465	V
Protection and Diagnostics					
Thermal Shutdown	Junction temperature increasing		+145	_	°C
Thermal Shutdown Hysteresis	-	_	+15	_	°C
Over current shutdown	-	750	_	1150	mA
Over current shut down delay timer		_	65	-	ms
LNB detect current	V _{OUT} = 22V, Status Register Nreg flag set on No LNB	3	5	8	mA
I _{VOUT} Reverse (En.)	Enabled, V _{OUT} = 21V, (Note 9)	_	100	_	mA
I _{VOUT} Reverse (Dis.)	Disabled, V _{OUT} = 21V	_	600	2000	μΑ
V _{STS/INT} Low	ISTS/INT = 3mA	0	_	0.4	V
I _{STS/INT} Leakage	V _{STS/INT} = 5.5V		_	10	μΑ
ESD					
All Pins except Iset	HBM test conditions	4	_	_	kV
I _{SET}	HBM test conditions	2	_	_	kV
0.04			_	_	


Note: 9. After 65ms, the output will be automatically disabled and the OCS and Sts/Int flags will be set.





Typical Characteristics




















Typical Characteristics (continued)











ZLPM8010

Application Information

Boost Converter

The ZLPM8010 uses internal frequency compensation to maintain the loop stability of the switching regulator. This compensation places some limits on the allowable inductor and load capacitor used in the switching converter. Please follow the application circuit examples for typical values and limits.

The boost converter includes over-current and other protection circuits. Current limiting is performed cycle by cycle with a trip threshold set by the RIset resistor. To minimize external components the RIset has a dual purpose, it's also used to control the LDO current limit as described in the LDO section below. The default RIset value of $100k\Omega$ gives a SW pin current limit of approximately 3.5A. Exceeding this current will cause the present switching cycle to be terminated immediately, however the converter will continue to function.

The operating frequency of the boost converter is controlled by Cfosc. The default value of 47pF gives a typical frequency of 290kHz. By adjusting Cfosc, this frequency can be varied over the range 100kHz to 500kHz (130pF to 27pF respectively). If this frequency is changed, it is possible that the values of related components of the boost generator (L1, L2, C2 and C4 in Fig 1) will need adjustment.

Boost converter stability is not sensitive to low ESR output capacitor types. Hence, C1 and C2 can be merged as a single ceramic capacitor, as can C3 and C4. Output ripple is dependent on the ESR of C4, hence the value of C4 can be smaller if a ceramic component is used. Dependent on output ripple requirements, inductor L2 can be omitted and C1, C2, C3 and C4 can merged as a single ceramic capacitor (consider values around 47µF).

Given the low resistance and fast switching speed of the boost converter switching transistor of the ZLPM8010, the boost circuit is capable of achieving a conversion efficiency of >96%. The boost inductor L1 and rectifier D1 are important in achieving this performance. Inductor L1 must be low resistance (preferably $<60\text{m}\Omega$), have low core losses and have an adequate saturation current (>3A). Avoid inductors with air-gaps close to the PCB since they can cause power loss and coupled noise into adjacent circuits. The rectifier D1 must have a low Vf and very fast reverse-recovery time. Be aware that the very lowest Vf Schottky diodes can have considerable leakage, particularly when hot. Allow for diode leakage losses in power dissipation calculations. Mount D1 and C1 close to the SW and Pgnd pins of the ZLPM8010 to minimize radiated EMI. The ZLPM8010 evaluation board provides a good layout example, please contact Diodes Incorporated for more details.

Low Dropout Regulator (LDOR)

The LDOR block of the ZLPM8010 performs a number of important tasks including output enable control, tone signal insertion, tone detection, soft-start control, polarisation change slew-rate control, LNB present detection, shorted line detection, externally applied over-voltage detection and output current limit control.

The LDOR has been designed to operate into a capacitive load in the range of 200nF to $1\mu\text{F}$, using a push-pull circuit to output tone signals without any DC load requirements. For DiSEqC 2 applications the LDOR is AC isolated from the LNB feed line by a standard LCR filter (L3, C6 and R1 in Figure 1), to allow remote tone insertion/replies. It is important that the resistance of L3 is kept low to minimise output voltage drop with load. The filter is bridged by the T_{DET}/T_{OUT} pin whenever the ZLPM8010 is outputting tone signals. Components D4 and R2 limit filter voltage drops and provide bridge protection in the event of output shorts or transients. Pin T_{DET}/T_{OUT} also serves as the tone detector input. For DiSEqC 1 applications, pin T_{DET}/T_{OUT} should be connected to V_{OUT} and the filter and the related protection components (R1, R2, L3, C6, D2, D4) can be omitted.

The LDOR of the ZLPM8010 is protected against externally applied over-voltage events. These can come from sources such as shorts to other STBs or nearby lightning discharges. If shorted to a STB that is set to give a higher output voltage, the ZLPM8010 will respond by setting its NREG status flag and also attempting to pull down the V_{OUT} pin to its target output voltage. If the external source is low impedance, then the ZLPM8010 will current limit at a safe level (100mA typical). Should the fault continue for more than 65ms, the STS/INT pin will be pulled low, the OCS status flag will be set and the LDOR will be disabled, switching into a high impedance state. Once the fault is removed, the device can be reenabled. Lightning surges are dealt with by the protection components ZD1, D2, D3 and D4.

The maximum (V_{OUT}) output current capability of the ZLPM8010 is user adjustable over the range 300mA to 750mA using Riset. The graph I_Shutdown vs Riset in the Typical Characteristics section shows the relationship between Riset and maximum I_load. This control can be used to limit not only the maximum LNB load current but also the peak current taken from the system 12V power supply during start-up and polarisation voltage changes. An additional control of peak system current is the capacitor CS which sets the slew-rate of V_{OUT} during polarisation voltage changes. The recommended value of CS (1nF) gives typical 10%-90% transition times of 500 μ s. The minimum recommended value for CS is 100 μ F. Note that the slew-rate control given by CS is not active when the tone generator of the ZLPM8010 is enabled.



ZLPM8010

Application Information (continued)

Tone Generator

The ZLPM8010 includes a versatile tone generator/modulator that can be used for LNB band switching or DiSEqC signalling. An internal tone oscillator or an external (logic) signal can be used as the tone source. Tone On/Off (V_{OUT} modulation) is controlled using the I²C bus or the ten logic pin. Possible tone generator implementations include:

- 1) Internal tone oscillator switched/modulated using I²C or ten pin control.
- 2) External tone input (to the Tosc pin) switched/modulated using I²C or ten pin control.
- 3) External tone burst input pre-modulated with Band/DiSEqC control (with ten logic pin wired permanently high). Please note that tone burst inputs must always end logic low in this mode.

ZLPM8010 internal logic ensures that above modes (1) and (2) always gives complete cycles of tone, regardless of modulation timing. This logic also generates envelope information for mode (3). The tone signal processing ensures that the DC voltage level on V_{OUT} is not affected by tone modulation.

To use the internal tone oscillator, a resistor capacitor network (as shown in Fig.1) should be connected to pin T_{OSC}. The following table shows the recommended component values required for commonly used oscillator output frequencies.

Output Tone Frequency	R_TOSC	C_TOSC
(kHz)	(kΩ)	(pF)
22	60	500
43	56	270

Tone Frequency = $(660000/(R \times C))$ kHz (Approx.) (R in k Ω , C in pF)

To add tone via an external source the components R_Tosc and C_Tosc can be omitted.

Regardless of the signal waveform applied to the Fosc pin of the ZLPM8010, the IC will always generate a square-wave tone output. Edge speeds can be user selected using the I²C Trf control bit. When the Trf bit is set to 0 (default), tone signal rise and fall times are 10µs typical and when Trf is set to 1, the rise and fall times are 5µs typical.

I²C Interface

For generic information about the electrical specifications and protocols of an I^2C interface, please consult the NXP document UM10204 I^2C -bus specification and user manual Rev.03 – 19^{th} June 2007.

The I²C interface of the ZLPM8010 provides access to a single status register and two control registers. All registers are 8 bitin length and use the same I²C bus address. The status register can be read by submitting an I²C read command using the bus address of the ZLPM8010. On receipt of this command, the ZLPM8010 will acknowledge the request and then output the status byte, sending the MSB first. The bus master can re-read the status byte indefinitely if it acknowledges each byte received. A read sequence can be finished either by sending a "not-acknowledge" signal at the end of a byte read or by sending a Stop command. The I²C bus master cannot write to the status register.

The control registers can be written by submitting an I²C write command using the bus address of the ZLPM8010. On receipt of this command, the ZLPM8010 will acknowledge the request. Following this acknowledge signal, the I²C bus master will then be able to write to the control registers, one byte at a time, under the control of a register address counter. The first data byte sent will be copied into Control Register 1 and the second into Control Register 2. Each byte received by the ZLPM8010 will be acknowledged. If further bytes are sent by the I²C bus master, the register address counter will wrap around so that the next byte will be copied into Control Register 1 and the next into Control register 2 etc. A write sequence is terminated by the I²C bus master sending a Stop command. It is permissible to write just one byte (which will be copied into Control Register 1). The I²C bus master cannot read the contents of the control registers.



ZLPM8010

Application Information (continued)

I²C Addressing

To avoid system conflicts the ZLPM8010 provides a choice of four I²C addresses. To help minimise the pin count the ZLPM8010 uses a single pin to set the address. This is achieved by adding a single resistor connected between the Add pin and GND. The table below shows the address to resistor value relationship. A resistor tolerance of +/-5% is sufficient. The address bit marked "x" denotes the I²C R/W bit, which should be low for Write and high for Read.

_	Address	Resistor value
Address 1	0001000x	Zero Ω (Gnd)
Address 2	0001001x	68k
Address 3	0001010x	360k
Address 4	0001011x	Open Circuit

I²C Registers

Status register

Gtatao rogi				
Bit	Name	Description	STS/INT	Flag
0	OTS	Over temperature shutdown	Yes	Cleared by Status read after cooling
1	ocs	Over current shutdown	Yes	Cleared when Enable is reset
2	N _{REG}	Output not in regulation	No	Cleared Automatically
3	S _{LNB}	Short on V _{OUT} line (active low)	No	Cleared Automatically
4	T _{DET}	Return tone signal currently detected	Selectable	Set and cleared automatically
5	UVL	Under voltage lock	Yes	Set when Vin enters normal working range
6	_	Not used		
7	_	Not used	_	_

Over Temperature Shut Down (OTS)

If the junction temperature of the ZLPM8010 exceeds $+150^{\circ}$ C, the over temperature register and STS/INT flags are set. Also the boost converter and the V_{OUT} output are disabled, regardless of the state of the En controls. The device can only be re-enabled once the junction temperature has fallen to a safe operating level. The OTS flag can be cleared by a status register read. The STS/INT flag can be cleared by reading the status register, by changing the I²C EN control bit or by changing any of the logic control pins (EN, V_{POL}, TEN).

Over Current Shut Down (OCS)

If the V_{OUT} output of the ZLPM8010 is overloaded, the device will initially allow Vout to fall to limit the output current to the level set by R_lset. The fault is indicated by setting the N_{REG} flag but an interrupt is not given at this time to avoid flagging spurious current spikes such as transients from polarization changes. However, after 65ms the over current is determined as a real fault and the OCS register and the STS/INT flags are set. The over current flag can be reset using a status register read operation. The STS/INT flag can be cleared by reading the status register, by changing the I^2C EN control bit or by changing any of the logic control pins (EN, V_{POL} , TEN). The ZLPM8010 can be restarted by clearing then re-enabling the active enable control input (I^2C or logic). If the over current fault still persists, the process will be repeated.

The OCS flag can also be set if an external voltage source is used to drive the V_{OUT} pin to greater than its target voltage. (This can happen if two STB LNB outputs are accidentally connected together.) The ZLPM8010 is designed to withstand this fault and to limit the resulting input current to 100mA typical. To avoid the risk of excessive power dissipation in a sustained fault condition of this type, the OCS control circuit will trigger after 65ms, shutting down the V_{OUT} output and setting the Sts/Int pin low. The ZLPM8010 can be restarted normally once the fault has been rectified.

Output Not in Regulation (NREG)

The output not in regulation register flag is set when the V_{OUT} output is pulled away from its target voltage, usually by a faulty load. This flag automatically clears when the fault is removed. Its primary use is in detecting an open circuit LNB line (see the Nlnb control bit). The Nreg bit may be set transiently during start-up or polarisation change events if the V_{OUT} load includes a large capacitor. An Nreg event does not set the STS/INT flag.



ZLPM8010

Application Information (continued)

Short on Vout line (SLNB)

Whenever the V_{OUT} output is enabled, the ZLPM8010 executes a shorted-line test. During this test, the device outputs a current of 10mA typical and monitors the output voltage. The ZLPM8010 will only enable its full output current capability when V_{OUT} exceeds 200mV during this test. The short on V_{OUT} line register flag is active (low) for the duration of the test and is automatically cleared (high) if and when V_{OUT} rises above 200mV. The Slnb test has no effect on the STS/INT flag.

Return Tone Signal Currently Detected (T_{DET})

The T_{DET} register flag is set whenever a valid tone signal is currently detected on the T_{DET}/T_{OUT} pin. This flag responds both to internally and externally generated tone signals. This flag is not latched and so will only be set when a tone is currently present.

If required, tone detection events can be used to signal a controller alert, by setting the STS/INT pin low. This capability is activated using the Tint control bit. With the Tint bit set to 0 (default setting), tone detection events have no effect on the STS/INT pin. However if the Tint bit is set to 1, then the STS/INT pin will be set low whenever the Tdet flag changes state (i.e. whenever it changes from 0 to 1 or from 1 to 0). The STS/INT flag can be cleared by reading the status register, by toggling the I^2C EN control bit or by toggling any of the logic control pins (EN, V_{POL} , TEN).

Under Voltage Lock (UVL)

The under voltage lockout circuit of the ZLPM8010 inhibits all device operation when voltage on V_{IN} is below the UVL threshold. Once V_{IN} returns to its normal operating range, the UVL register and STS/INT flags are set to signal the power-up/brown-out event. Also, all I²C control registers are set to default states and V_{OUT} is disabled regardless of the state of the En input. The UVL register flag can be cleared by a status register read. The STS/INT flag can be cleared by changing any of the logic control pins (EN, V_{POL} , TEN), by reading the I²C status register, or by changing the I²C EN control bit.

Control Register 1

Bit	Name	POR Value	Bit Setting	Description
0	V _{SET} 1	0	See V _{OUT} control table	
1	V _{SET} 2	1	See V _{OUT} control table	3 bits are used for LNB supply voltage trimming, adjusting the output voltage in 0.25V increments
2	V _{SET} 3	0	See V _{OUT} control table	
3	Pol Sel	0	0 = low V _{OUT} range 1 = high V _{OUT} range	Single bit selection of the polarization channel
4	V _{POL} Rng.	0	0 = standard Vpol range 1 = Japan V _{POL}	Sets the LNB to the Standard or Japanese voltage range
5	Tint	0	0 = no tone interrupt 1 = tone interrupt	Selects interrupt on tone level change
6	Tone	0	0 = tone output disabled 1 = tone output enabled	Tone output on or off
7	Enable	0	0 = V _{OUT} disabled 1 = V _{OUT} enabled	Enable/Disable the V _{OUT} Output

Control Register 2

Bit	Name	POR Value	Bit Setting	Description
0	I _{SET} 1	0	See I _{SET} table	Current limit bit 1
1	I _{SET} 2	0	See I _{SET} table	Current limit bit 2
2	N _{LNB}	0	0 = LNB test disable 1 = Test for LNB presence	Activates the No LNB test. The Status N_{REG} bit set if no LNB is found.
3	Trf	0	0 = 10μs 1 = 5μs	Sets the rise and fall time of the tone
4	_	0	Set to 0	Not used
5	_	0	Set to 0	Not used
6	_	0	Set to 0	Not used
7	_	0	Set to 0	Not used



ZLPM8010

Application Information (continued)

V_{OUT} Control

To simplify the I²C commands the ZLPM8010 has 5 bits to select and control the output. The LNB polarization select (Pol Sel) bit is used to select between horizontal and vertical or left and right polarisation to eliminate difficult calculations when compensating for line lengths. If necessary the output voltage can be trimmed in increments of +/- 0.25V steps from the centre voltages of 13.25V/10.75V and 18.25V/14.75V. Once the adjustment has been decided the Vset bits can remain constant for each state. This makes it possible to switch between the compensated V_{OUT} voltages by using pol select alone. To provide greater market flexibility the ZLPM8010 has a regional bit which sets the V_{OUT} centres at 10.75V and 14.75V instead of 13.25V and 18.25V.

_	_	Enable	V _{POL} Rng.	Pol Sel	V _{SET} 3	V _{SET} 2	V _{SET} 1	V _{OUT} Adj	LNB V					
		1	0	0	0	0	0	-0.50	12.75					
		1	0	0	0	0	1	-0.25	13.00					
:	_	1	0	0	0	1	0	0.00	13.25*					
	tica	1	0	0	0	1	1	0.25	13.50					
	Vertical	1	0	0	1	0	0	0.50	13.75					
lard		1	0	0	1	0	1	0.75	14.00					
tanc		1	0	0	1	1	0	1.00	14.25					
e S		1	0	0	1	1	1	1.25	14.50					
LNB Range Standard		1	0	1	0	0	0	-0.50	17.75					
ež m		1	0	1	0	0	1	-0.25	18.00					
Ž	a	1	0	1	0	1	0	0.00	18.25*					
	Horizontal	1	0	1	0	1	1	0.25	18.50					
	loriz	1	0	1	1	0	0	0.50	18.75					
		1	0	1	1	0	1	0.75	19.00					
							1	0	1	1	1	0	1.00	19.25
		1	0	1	1	1	1	1.25	19.50					
		1	1	0	0	0	0	-0.50	10.25					
		1	1	0	0	0	1	-0.25	10.50					
	_	1	1	0	0	1	0	0.00	10.75					
	Vertical	1	1	0	0	1	1	0.25	11.00					
	Ver	1	1	0	1	0	0	0.50	11.25					
>		1	1	0	1	0	1	0.75	11.50					
LNB Range Low		1		0	1	1	0	1.00	11.75					
nge		1	1	0	1	1	1	1.25	12.00					
Ra		1	1	1	0	0	0	-0.50	14.25					
N. N.		1	1	1	0	0	1	-0.25	14.50					
	a	1	1	1	0	1	0	0.00	14.75					
	Horizontal	1	1	1	0	1	1	0.25	15.00					
	loriz	1	1	1	1	0	0	0.50	15.25					
	Ŧ	1	1	1	1	0	1	0.75	15.50					
		1	1	1	1	1	0	1.00	15.75					
		1	1	1	1	1	1	1.25	16.00					

Note: * Default values selected when using VPOL logic pin, 13.25V is the default after a Power On Reset.



ZLPM8010

Application Information (continued)

Tone Interrupt (Tint)

When set, this control bit triggers Sts/Int interrupts whenever the Status T_{DET} flag changes state. The ZLPM8010 can detect tone signals externally applied to the V_{OUT} output (usually DiSEqC signals). Detection is indicated by setting the Status register flag Tdet. Externally generated DiSEqC burst timing can be followed more accurately using interrupts rather than Status poling.

Tone On (Tone)

When set, this control bit selects the addition of a low level tone signal to the V_{OUT} output of the ZLPM8010. Please refer to the Applications section of this datasheet for advice on tone source and frequency selection.

Enable

This control bit activates the Boost converter and LDO stages of the ZLPM8010 to provide the pre-determined output voltage at V_{OUT}. If whilst the Enable control is set, the ZLPM8010 gets internally disabled by an OTS or OCS event, then the control bit must be cleared before the device can be re-enabled.

I²C Current Limit (I_{SET}1, I_{SET}2)

In addition to the maximum current setting via Iset, the ZLPM8010 allows an additional three current limit steps by using I^2C control. This allows STB firmware to set-up the LNB power supply to match the intended application. The three extra steps are 40%, 50% and 67% of Iset. The truth table below shows the I^2C register set-up and an example of the maximum output current based on an Iset of 750mA.

I2C Register		LNB Supply Current	
I _{SET} 2 (Bit 1)	I _{SET} 1 (Bit 0)	% of I _{SET}	I _{OUT} Max (mA)
0	0	100%	750
0	1	67%	500
1	0	50%	375
1	1	40%	300

No LNB Present (NLNB)

Set this control bit to select the No LNB Detection mode. In this mode, the ZLPM8010 will generate a V_{OUT} of 22V with a pre-set current limit of 5mA nominal. If a load of less than 5mA is connected to V_{OUT} , its output will remain at 22V and the ZLPM8010 will set the Nreg flag of the Status register, indicating that no LNB is present. If an LNB load of greater than 5mA is connected to the V_{OUT} , current limiting will occur and the voltage on V_{OUT} will fall. This is detected by the ZLPM8010 which will clear the N_{REG} flag of the Status register. De-select the LNB Detection mode for normal operation of the ZLPM8010.

Tone Risetime (TRF)

The bit controls the rise and fall times of the any tone added to its V_{OUT} output by the ZLPM8010. When clear, rise and fall times of 10µs nominal are generated. When set, rise and fall times of 5µs nominal are generated. Generally, 10µs is used for standard (22kHz) tone signals and 5µs for Japanese (higher frequency tones).

System Design Considerations - Device Mounting

Under normal STB operation, the boost converter and regulator functions of the ZLPM8010 can result in an internal power dissipation of 0.5W to 2W dependant on the STB load. To help remove the heat generated by this power dissipation the device must be provided with adequate heatsinking. Most of the heat dissipated in the components of the IC flows through the die, die attach and finally the package frame, exiting through the metal tab in the base of the device. It is vital that this tab is soldered to a PCB designed to give a low thermal resistance. This can be achieved by using the following recommendations:

- 1) Use a double-sided multi-(4) layer PCB with 1 ounce copper (35µm) or thicker on top/bottom sides. The inner layers and back-side of the PCB should have substantial unbroken areas of copper directly underneath the ZLPM8010.
- 2) There should be at least 4, but preferably 9 or more thermal vias in the PCB between the device tab and the back of the board. These should be plated with 0.5 ounce copper (18µm) or thicker.
- 3) The PCB housing must be designed so that the back of the PCB adequate air-flow, particularly near the ZLPM8010. Other componentsmounted on the PCB that may dissipate high power levels should not be placed close to the ZLPM8010.

The J-C (junction-to-case) thermal resistance of the ZLPM8010 is typically 5.5°C/W. When designing a PCB for use with the ZLPM8010, the user must take into account the likely power dissipation, the recommended maximum die temperature, the maximum ambient temperature and the combined thermal resistance of the device and its PCB mounting arrangement.



ZLPM8010

Ordering Information

Device	Package	Reel Size	Tape Width	Quantity per Reel
ZLPM8010JB20TC	U-QFN4040-20	13" (330mm)	12mm	3000

Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

Pin #1 ID) Pin #1


U-QFN4040-20					
Dim	Min	Max	Тур		
Α	0.55	0.65	0.60		
A1	0	0.05	0.02		
A3	-	-	0.15		
b	0.20	0.30	0.25		
D	3.95	4.05	4.00		
D2	2.40	2.60	2.50		
E	3.95	4.05	4.00		
E2	2.40	2.60	2.50		
е	0.50 BSC		С		
L	0.35	0.45	0.40		
Z	- /	-	0.875		
All Dimensions in mm					

Suggested Pad Layout

___ Z (8x)

Please see http://www.diodes.com/package-outlines.html for the latest version.

U-QFN4040-20



Dimensions	Value (in mm)	
С	0.500	
Х	0.350	
X1	0.600	
X2	2.500	
Х3	4.300	
Υ	0.600	
Y1	0.350	
Y2	2.500	
Y3	4.300	



ZLPM8010

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

www.diodes.com