Our transistor portfolio features intrinsically matched pairs of PNP + PNP or NPN + NPN transistors, which are built with adjacent die from a single wafer. These pairs of PNP or NPN transistors are matched to a maximum tolerance of 2% for DC current gain, hFE, VCE(sat), and VBE(sat).
