Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

SOT26-Chip-Image.png

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

SOT363.png

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

X2-DFN1010-6.png

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

X2-DFN1410-6.png

Back to Inactve Datasheet Archive

74AUP1G98 (NRND)

NRND = Not Recommended for New Design

Inactive Datasheet Archive

Contact Sales

Advanced Ultra Low Power (AUP) CMOS
Supply Voltage Range from 0.8V to 3.6V
±4mA Output Drive at 3.0V
Low Static power consumption
IC < 0.9µA
Low Dynamic Power Consumption
CPD = 0.6pF Typical at 3.6V
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The hysteresis is typically 950mV at VCC = 3.0V
IOFF Supports Partial-Power-Down Mode Operation
ESD Protection per JESD 22

Suited for battery and low power needs
Voltage Level Shifting
General Purpose Logic
Power Down Signal Isolation
Wide array of products such as: PCs, networking, notebooks, netbooks, PDAs Tablet Computers, E-readers Computer peripherals, hard drives, CD/DVD ROM TV, DVD, DVR, set top box Cell Phones, Personal Navigation / GPS MP3 players ,Cameras, Video Recorders

Product Specifications

Family	AUP
Description	3 Input Configurable Multi-Functional Gate
Number of Gates	1
Output Current (mA)	4
Output Type	Push-Pull
tpd max @ (1.5V)	9.7
tpd max @ 1.8V (ns)	7.9
tpd max @ 2.5V (ns)	5.9
tpd max @ 3.3V (ns)	5.2
tpd max @ 5.0V (ns)	-
V_CC Maximum Rating	3.6
V_{CC Min (V)}	-

Recommended Soldering Techniques

TN1.pdf