3.3V, 4 Outputs, LVTTL/LVCMOS to LVPECL Clock Buffer with Selectable Inputs
Contact Sales
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI6C48535-01B is a high-performance low-skew LVPECL fanout buffer. PI6C48535-01B features two selectable single-ended clock inputs and translates to four LVPECL outputs. The CLK0 and CLK1 inputs accept LVCMOS or LVTTL signals. The outputs are synchronized with input clock during asynchronous assertion/ deassertion of CLK_EN pin. PI6C48535-01B is ideal for singleended LVTTL/LVCMOS to LVPECL translations. Typical clock translation and distribution applications are data-communications and telecommunications.
| Compliance (Only Automotive(Q) supports PPAP) | Standard |
|---|---|
| Function | Buffer |
| Number of Outputs | 4 |
| Output Type(s) | LVPECL |
| Maximum Output Frequency (MHz) | 500 |
| Additive Jitter (ps) | 0.03 |
| Supply Voltage (V) | 3.3 |
| Input Type(s) | TTL, CMOS, LVPECL |
| Skew (ps) | 30 |
| Ambient or Junction Temperature (°C) | -40 to 85 |
