6.5Gbps 1-port SAS2/SATA ReDriver with Pin Strap Control
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI3EQX6801A is a low power, 1.5V/3.3V, 6.5Gbps, SATA/SAS signal ReDriver™. The device provides programmable equalization, to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference.
PI3EQX6801A supports two 100Ω Differential CML data I/O’s between the Protocol ASIC to a switch fabric, across a backplane, or to extend the signals across other distant data pathways on the user’s platform.
The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver.
A low-level input signal detection and output squelch function is provided for each channel. Each channel operates fully independently.
When the channels are enabled (x_EN#=0) and operating, that channels input signal level (on xI+/-) determines whether the output is active. If the input signal level of the channel falls below the active threshold level (Vth-) then the outputs are driven to the common mode voltage.
Each lane can be powered-down if x_EN# =1, and when A_EN# and B_EN# are both high, the device enters a low power standby mode.
Compliance (Only Automotive supports PPAP) | Standard |
---|---|
Channels | 2 |
Data Rate (Gbps) | 6.5 |
Lanes/Ports | 1 |
Output Swing Max (mV) | 1200 |
Programming Interface(s) | Pinstrap |
Additional Technical Documents are available upon request:
Application information, Evaluation board, and Other technical documents
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2520 | 2021-05-27 | 2021-08-27 | Qualified Additional Bump Site and Assembly/Test (A/T) Sites |
PCN-2328 | 2018-04-12 | 2018-10-12 | Device End of Life for tray packaging only |