COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
AEC Qualified | No |
---|---|
Compliance (Only Automotive(Q) supports PPAP) | Standard |
Polarity | N+P |
ESD Diodes (Y|N) | Yes |
|VDS| (V) | 20, 20 V |
|VGS| (±V) | 10, 8 ±V |
|IDS| @TA = +25°C (A) | 6, 3.5 |
PD @TA = +25°C (W) | 1.4 |
RDS(ON)Max@ VGS(4.5V)(mΩ) | 25, 75 mΩ |
RDS(ON)Max@ VGS(2.5V)(mΩ) | 35, 140 mΩ |
|VGS(TH)| Min (V) | 0.5, 0.5 V |
|VGS(TH)| Max (V) | 1, 1.4 V |
QG Typ @ |VGS| = 4.5V (nC) | 5.9, 8.8 nC |
QG Typ @ |VGS| = 10V (nC) | 12.3, 15 (@8V ) nC |
CISS Typ (pF) | 486, 642 pF |
CISS Condition @|VDS| (V) | 10, 10 V |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2690 | 2024-05-29 | 2024-08-29 | Qualification of Diodes’ subcontractor Eris Technology Corporation (Eris) in Taoyuan, Taiwan as Additional Assembly & Test Site and Diodes internal JKFAB in HsinChu, Taiwan as additional wafer source for Select Discrete Products. |
PCN-2425 | 2019-10-04 | 2020-01-04 | Qualification of Additional Wafer Solderable Front Metal Plating, Back Grinding and Back Metal Process Source, and Additional Wafer Source for Select Products. |