COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
This MOSFET is designed to minimize the on-state resistance (RDS(ON)) yet maintain superior switching performance, making it ideal for high-efficiency power-management applications.
AEC Qualified | No |
---|---|
Compliance (Only Automotive(Q) supports PPAP) | Standard |
Polarity | N+P |
ESD Diodes (Y|N) | Yes |
|VDS| (V) | 30, 30 V |
|VGS| (±V) | 20, 20 ±V |
|IDS| @TA = +25°C (A) | 0.65, 0.45 |
PD @TA = +25°C (W) | 0.39 |
RDS(ON)Max@ VGS(10V)(mΩ) | 400, 900 mΩ |
RDS(ON)Max@ VGS(4.5V)(mΩ) | 700, 1700 mΩ |
|VGS(TH)| Max (V) | 1.6, 2.6 V |
QG Typ @ |VGS| = 4.5V (nC) | 0.6, 0.6 nC |
QG Typ @ |VGS| = 10V (nC) | 1.4, 1.3 nC |
CISS Typ (pF) | 54, 55 pF |
CISS Condition @|VDS| (V) | 15, 15 V |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2495 | 2021-03-31 | 2021-07-01 | Qualification of Additional Assembly & Test Sites and Additional Wafer Back Grinding and Back Metal Process Source for Select Discrete Products |
PCN-2425 | 2019-10-04 | 2020-01-04 | Qualification of Additional Wafer Solderable Front Metal Plating, Back Grinding and Back Metal Process Source, and Additional Wafer Source for Select Products. |