Diodes Incorporated — Analog and discrete power solutions
Back to MOSFET Master Table

DMN1017UCP3

12V N-CHANNEL ENHANCEMENT MODE MOSFET

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

This new generation MOSFET is engineered to minimize on-state losses and switch ultra-fast, making it ideal for high efficiency power transfer. Using Chip-Scale Package (CSP) to increase power density by combining low thermal impedance with minimal RDS(ON) per footprint area.

Feature(s)

  • TR-MOS Technology with the Lowest RDS(ON):
  • RDS(ON) = 14.1mΩ to Minimize On-State Losses
  • CSP with Footprint 1.0mm × 1.0mm
  • Height = 0.29mm for Low Profile

Application(s)

  • DC-DC Converters
  • Battery Management
  • Load Switch

Product Specifications

Product Parameters

AEC Qualified No
Compliance (Only Automotive(Q) supports PPAP) Standard
Polarity N
ESD Diodes (Y|N) No
|VDS| (V) 12 V
|VGS| (±V) 8 ±V
|IDS| @TA = +25°C (A) 7.5
PD @TA = +25°C (W) 1.47
RDS(ON)Max@ VGS(2.5V)(mΩ) 21 mΩ
RDS(ON)Max@ VGS(1.8V)(mΩ) 30 mΩ
|VGS(TH)| Min (V) 0.4 V
|VGS(TH)| Max (V) 1 V
QG Typ @ |VGS| = 4.5V (nC) 10.5 (@3.3V) nC
CISS Typ (pF) 1002 pF
CISS Condition @|VDS| (V) 6 V

Related Content

Packages

Applications

Technical Documents

SPICE Model

Recommended Soldering Techniques

TN1.pdf

Product Change Notices (PCNs)

A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.

PCN # Issue Date Implementation Date Subject
PCN-2508 2021-03-17 2021-03-18 Change Date Code Marking Information from “YM” (Year/Month) to “YW” (Year/Week)