P-CHANNEL ENHANCEMENT MODE MOSFET
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
This MOSFET is designed to minimize the on-state resistance (RDS(ON)) and yet maintain superior switching performance, making it ideal for high-efficiency power management applications.
AEC Qualified | Yes |
---|---|
Compliance (Only Automotive(Q) supports PPAP) | Standard |
Polarity | P |
ESD Diodes (Y|N) | Yes |
|VDS| (V) | 30 V |
|VGS| (±V) | 25 ±V |
|IDS| @TA = +25°C (A) | 8.7 |
PD @TA = +25°C (W) | 2 |
RDS(ON)Max@ VGS(10V)(mΩ) | 19 mΩ |
RDS(ON)Max@ VGS(4.5V)(mΩ) | 45 mΩ |
|VGS(TH)| Max (V) | 3 V |
QG Typ @ |VGS| = 4.5V (nC) | 9.2 nC |
QG Typ @ |VGS| = 10V (nC) | 19.6 nC |
CISS Typ (pF) | 1204 pF |
CISS Condition @|VDS| (V) | 15 V |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2690 | 2024-05-29 | 2024-08-29 | Qualification of Diodes’ subcontractor Eris Technology Corporation (Eris) in Taoyuan, Taiwan as Additional Assembly & Test Site and Diodes internal JKFAB in HsinChu, Taiwan as additional wafer source for Select Discrete Products. |
PCN-2495 | 2021-03-31 | 2021-07-01 | Qualification of Additional Assembly & Test Sites and Additional Wafer Back Grinding and Back Metal Process Source for Select Discrete Products |