Low-Power 8-Output ZDB / Fanout Clock Buffer for PCIe 6.0 and UPI
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CBE33085 is a low-power PCIe® 1.0/2.0/3.0/ 4.0/5.0/6.0 clock buffer. It takes a reference input to fanout eight 100MHz low-power differential HCSL outputs with on-chip terminations for 85Ω output impedance. It supports both zerodelay and fanout buffer functions for various applications. An individual OE pin for each output provides easier power management.
It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe 1.0/2.0/3.0/4.0/5.0/6.0 requirements. Other than PCIe 100MHz support, this device also supports 133.33MHz via a pin.
Compliance (Only Automotive(Q) supports PPAP) | Standard |
---|---|
Function | PCIe clock buffer |
Number of Outputs | 8 |
Output Type(s) | HCSL |
Maximum Output Frequency (MHz) | FOB mode up to 400MHz |
Additive Jitter (ps) | FOB mode 0.0074 |
Supply Voltage (V) | 3.3 |
Input Type(s) | HCSL |
Skew (PS) | 50 |
Ambient or Junction Temperature (°C) | -40 to 85 |