COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
This new generation MOSFET has been designed to minimize the on-state resistance (RDS(ON)) yet maintain superior switching performance, making it ideal for high-efficiency power-management applications.
AEC Qualified | Yes |
---|---|
Compliance (Only Automotive(Q) supports PPAP) | Standard |
Polarity | N+P |
ESD Diodes (Y|N) | No |
|VDS| (V) | 60, 60 V |
|VGS| (±V) | 20, 20 ±V |
|IDS| @TA = +25°C (A) | 6.5, 3.9 |
PD @TA = +25°C (W) | 1.56 |
RDS(ON)Max@ VGS(10V)(mΩ) | 40, 110 mΩ |
RDS(ON)Max@ VGS(4.5V)(mΩ) | 55, 130 mΩ |
|VGS(TH)| Max (V) | 3, 3 V |
QG Typ @ |VGS| = 4.5V (nC) | 9.4, 9.5 nC |
QG Typ @ |VGS| = 10V (nC) | 20.8, 19.4 nC |
CISS Typ (pF) | 1130, 1030 pF |
CISS Condition @|VDS| (V) | 15, 15 V |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2425 | 2019-10-04 | 2020-01-04 | Qualification of Additional Wafer Solderable Front Metal Plating, Back Grinding and Back Metal Process Source, and Additional Wafer Source for Select Products. |
PCN-2403 | 2019-03-25 | 2019-06-19 | Qualification of Additional Wafer Solderable Front Metal Plating, Back Grinding and Back Metal Process Source, Additional Wafer Source, or Additional Assembly and Test site for Select Products. |