Octal D-Type Flip-Flop with 3 State Outputs
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The 74LVC574A provides eight edge-triggered D-type flip-flops featuring 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.
The device is designed for operation with a power supply range of 1.65V to 3.6V. The device is fully specified for partial power down applications using IOFF.
Number of Gates | 8 |
---|---|
Family | LVC |
VCC Min (V) | 1.65 V |
VCC Maximum Rating | 3.6 V |
tpd max @ (1.5V) | - ns |
tpd max @ 1.8V (ns) | 13.5 ns |
tpd max @ 2.5V (ns) | 9 ns |
tpd max @ 3.3V (ns) | 7 ns |
tpd max @ 5.0V (ns) | - ns |
Input/ Output Current | 24 |
Description | Octal D-Type Flip-Flop with 3 State Outputs |
Output Type | 3-State |